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ABSTRACT 
This thesis describes the design, implementation and testing 
of an analog signal conditioner for use in processing of speech 
signals. The signal conditioner provides gain and bandwidth 
control for the speech signal and also indicates the signal 
level. It is designed to be used in conjunction with a digital 
speech processor and has ports for a microphone or other signal 
source, an input signal monitoring device such as an 
oscilloscope, and interfaces to the digital speech processor. 
Signal bandwidth control is provided by a variable cutoff 
frequency lowpass switched capacitor filter, which is driven by a 
clock. In this thesis, the speech signal is examined and is 
related to the problem at hand. An overall description of the 
signal conditioner is then presented, emphasizing each of the 
individual building blocks in the system. A description of 
switched capacitor filter theory and application follows, and 
signal conditioner system test results and conclusions are given. 
It was found that the system performance satisfied the desired 
specifications that were laid out when the system was first 
conceived. 
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CHAPTER I 
INTRODUCTION 
The Speech Signal and Its Properties 
In most engineering applications, the speech signal is 
modeled as a series of quasi-periodic impulses or a noise source 
that excites the vocal tract, which runs from the glottis in the 
center of the larynx to the lips. The quasi-periodic impulses 
correspond to the pulsed vibrations of the vocal folds that are 
characteristic of voiced sounds, such as vowels; the noise source 
corresponds to the unvoiced sounds, such as "s," "f ," "k," or 
11 p, 11 which are caused by a build-up and release of air pressure 
in the vocal tract cavities, or the forcing of air through 
constricted vocal tract pathways. The speech signal is equal to 
the convolution of the vocal tract excitation signal and the 
vocal tract impulse response, as the system diagram in Figure 1 
illustrates. 
In Figure 1, e(t) is the vocal tract. excitation, v{t) is the 
vocal tract time-domain characteristic function (impulse 
response), and s( t) is .the speech signal. The time and frequency 
domain repre.sentations .of the signals are shown. In the 
frequency domain, the vocal tract transfer function, V(W ), 
contains peaks that correspond to the resonant frequencies of the 
vocal tract. The vocal 1 tract can be thought of as an acoustic 
e(t) 
E( w) 
Figure 1. 
2 
e(t) 
·I Vocal tract V( t) ...., s(t) • v(t)*e(t) 
v(t) s ( t) 
T 
t t t 
V(..,) S( w) • E( w )V( w ) 
2'1r 
T 
w w w 
System representation of speech signal (Oppenheim 
1978). 
tube, with critical or resonant frequencies dependent on the size 
and shape of the tube. These resonant frequencies are called 
formant frequencies. Every sound in voiced speech, such as the 
short "a" in "hat" or the long "e" in "beet," has its own 
characteristic vocal tract shape and its own set of formant 
frequencies. The transfer function, V(w), then, is determined by 
the particular sound being spoken, since the formant frequencies 
of the spoken sound define the shape of the transfer function. 
Shown in Figure 2 is the vocal tract transfer function for the 
voiced vowel "AE" (short "a"). Table 1 shows the first three 
formant frequ~ncies for several voiced vowel sounds. 
The vocal tract excitation signal for vowels is a series of 
pulses separated by a time period, T, ref erred to as the pitch 
period. In the frequency domain, the vocal tract excitation 
0 
-10 
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aaqnitude,-30 
dB 
-40· 
-50 
0 
3 
1000 2000 3000 4000 
Frequency, Hz 
Figure 2. Vocal tract transfer function for the voiced vowel 
sound "AE" (short "a"). 
VOWEL 
long "e" 
short "e" 
long "o" 
short "o" 
short "u" 
short "i" 
SOURCE: 
TABLE 1 
FORMANT FREQUENCIES FOR 
SEVERAL VOICED VOWELS 
TYPEWRITTEN 
SYMBOL TYPICAL WORD FOR 
VOWEL 
IY beet 
E bet 
00 boot 
A hot 
UH but 
I bit 
Rabiner and Gold (1975) 
FIRST THREE 
FORMANT FREQUENCIES 
F 
(Hb 
F (H~) F <HZ> 
270 2290 3010 
530 1840 2480 
300 870 2240 
730 1090 2440 
520 1190 2390 
390 1990 2550 
4 
signal is represented by a series of impulses (discrete 
frequencies) separated by ZIT/T, the pitch frequency. The speech 
signal is equal to the convolution of the vocal tract excitation 
and the vocal tract impulse response in the time domain, or the 
product of the excitation spectrum and the vocal tract transfer 
function in the frequency domain. Figure 3 shows the spectrum 
for the voiced vowel in Figure 2, with a pitch period of 0.005 
sec. 
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Figure 3. Spectrum for . the voiced vowel in Figure 2, with a 
pitch period of 0.005 sec. 
Figure 3 gives good insight into how speech signals in 
general behave in the frequency and time domain. What Figure 3 
5 
represents is a series of harmonics (sinusoids) separated by the 
pitch frequency, f , whose amplitudes are determined by the vocal p 
tract transfer function. The engineering model of the speech 
signal, then, is a series of discrete sinusoids whose amplitudes 
are distributed according to the vocal tract transfer function, 
which in turn is defined by the formant frequencies. 
In human speech, different sounds, both voiced and unvoiced, 
with varying pitch harmonics, are combined sequentially to form 
words. This means that the speech signal spectrum will change 
over time, often fairly rapidly. Therefore, the time-domain 
speech signal cannot be analyzed using conventional Fourier 
transform techniques. To analyze speech signals, the short-time 
Fourier transform is used (Oppenheim 1978). In the short-time 
Fourier transform, the speech signal is assumed to be a sampled 
signal represented by a sequence, s(n). It is defined by: 
00 
s(w,n) l: s(k)h(n - k)e-jwk ( 1) 
k=-oo 
Here, s(k) is the sampled speech function and h(n - k) is a 
window function centered about k = n. S(w,n), then, is basically 
the Fourier transform of a windowed portion of the speech signal, 
s ( k) , as the window moves along the k-axis in time. It is 
apparent that equation (1) is simply a convolution of the speech 
signal (modulated by e-jwn) and the window function, h(n). 
6 
s (w, n) -jwn [s(n)e ]*h(n) (2) 
In the frequency domain, though, the speech signal is represented 
by a series of discrete frequencies (see Figure 3). This means 
that the short-time Fourier transform of a speech signal can be 
computed using the discrete Fourier transform 
Specifically, if w = 2Tir/N, r = O, 1, ... , N-1, then: 
S(w,n) 
S (w,n) l: 
2TI 
l: 
-j N rk 
s(k)h(n - k)e k 
k=-= 
s(£ + n)h(-i)e 
-J· rf 2TI .Q, + N2TI n] 
.LN 
.Q+n, n 
£=--oc 
2TI 
-j N rn 
= e 
2TI CX) 
-j 2TI ir 
s(i + n)h(-i)e N 
k-.Q, 
(OFT) • 
(3) 
(4) 
(4a) 
-j mN+N-1 
N rn 
= e l: l: 
-j 2TI ir 
s(i + n)h(-i)e N (4b) 
S (w, n) = e 
2 TI 
-j N 
m=-= £=mN 
rn N-1 
l: 
2 TI 
-j - rk 
s(n + k + mN)h(-k - mN)e N (5) 
k=O m=-oo 
Equation (4b) is equation (4a), with the summation broken up into 
equal intervals of length , N; equation (5) results from changing 
the order of summation in equation ( 4b) and taking advantage of 
7 
the periodicity of exp[-j(2TI/N)£r]. Equation (5) is the discrete 
Fourier transform of the inner sequence: 
00 
~(k,n) s(n + k + mN)h(-k - mN) 
m=-oo 
Thus, the short-time Fourier transform of a speech signal can be 
determined by sampling the speech signal over the range of the 
window function, dividing this sequence up into equal intervals 
of length, N, computing s(k,n) for these intervals, and 
calculating the N-point DFT of -;(k,n). The N-point DFT can be 
calculated quickly and efficiently using the fast-Fourier 
transform (FFT), which is essentially an optimized computer 
program implementation of equation (5). The FFT is used 
extensively in the processing of speech signals because of its 
adaptability to digital signal processing methods. 
The Research Problem 
The main goal of this project is to come up with a 
method of pre-conditioning an audio speech signal so that it can 
be processed properly and efficiently by a digital speech 
processor. The characteristics of the speech signal required to 
meet this objective are determined by the properties of the 
digital spe~ch processor itself, and the end results desired from 
the speech processing. To illustrate this point, it is helpful 
to examine the basic properties of the digital speech processor. 
8 
A digital speech processor consists of an analog-to-digital (A/D} 
converter, digital circuitry that manipulates the digitized 
speech signal and a digital-to-analog (DI A) converter. The A/D 
converter quantizes the input analog speech signal into discrete 
levels , and then converts these levels into digital words. To do 
this, the AID converter samples the time domain analog input 
signal and holds at this value until a full digitizing cycle is 
completed. When a digital word representing the analog value is 
generated, the A/D converter samples the input signal again and 
holds at the new value until the new digitizing cycle is 
completed, and so on. The sampling rate of the A/D converter is 
governed by the Nyquist criterion, which states that: 
f > 2W 
s 
(6) 
where f s is the sampling frequency of the A/D converter and W is 
the bandwidth of the speech signal. If equation (6) is violated, 
aliasing of the input signal will occur. In other words, the 
bandwidth of the input speech signal must be limited to one-half 
the sampling rate of the A/D converter to avoid aliasing errors. 
Therefore, any pre-conditioning that is done on the speech signal 
must include some sort of bandwidth control. The digital speech 
processor may have an antialiasing lowpass filter built in, which 
bandlimits the input speech signal, or it may not. It may have a 
variable sampling rate that is dependent on the processing 
9 
circuitry, or it may have a feature where narrow bandwidth speech 
signals are digitized and processed more quickly than wide 
bandwidth speech signals. In these cases, the signal conditioner 
should have a variable bandwidth control, i.e., a variable cutoff 
frequency lowpass filter. 
In addition to bandwidth control, a speech signal 
conditioner should have a gain control that allows the signal 
level to be adjusted to a value that takes full advantage of the 
AID dynamic range without "overdriving" the AID converter. To 
illustrate this point, consider a sinusoidal signal input into an 
AID converter, with an amplitude that is a little bit less than 
two quantizing level increments. As shown in Figure 4, this 
small-amplitude sine wave will be quantize~ and digitized in the 
AID converter as a square wave with an amplitude equal to two 
quantizing level increments. 
Quantizing JI--
level 1 
6 • quantizing level 
increaent 
Figure 4. (~) Small signal sine wave with amplitude slightly 
less than two quantizing level increments, centered 
about the quantizing threshold, (b) Output of AID 
converter with signal in (a) as input (Oppenheim 
1978). 
10 
The quantizing noise (the difference between the actual 
signal level and the quantized signal level) is very large here; 
the output signal to quantizing noise ratio, therefore, is very 
low. This means that the quantized signal will be a poor 
representation of the actual signal (Shanmugam 1979). This can 
be illustrated mathematically as follows (Rabiner and Schafer). 
The output signal to quantizing noise ratio can be written as: 
SNR (7) 
where x(n) is the unquantized signal sample, e(n) is the 
quantization error or noise, E{x2 ( n)} is the signal power, and 
E{e2 ( n)} is the noise power. If the noise is assumed to be 
uniformly distributed over the quantization interval, which is 
the case for sampled speech signals if the quantization interval 
is small, the noise power becomes: 
. 2 . !:::. 2 
E {e ( n) } = 
12 
The quantization interval increment, !:::., is: 
2x 
max 
2N 
(8) 
(9) 
11 
where 2X is the peak-to-peak quantizer range and N is the 
max 
number of bits that can represent the quantizing levels. 
Combining equations (7), (8) and (9) yields: 
SNR 3 2
2.N 
2 
x 
max 
2 E{x (n)} 
SNRdB 6N - 10 logL;7c:)} ] + 4. 77 
For the quantization scheme in Figure 4, N is equal to 1, and 
X 2 /E{x2 (n)} is very large. This means that the output signal max /l 
to quantizing noise level is much less than 0 dB, which is a very 
poor noise figure. The input signal, then, must be amplified so 
that it maximizes the signal to quantization noise level. The 
degree of amplification required will depend on such factors as 
the type of transducer device used at the input of the voltage 
amplifier, and the AID conversion dynamic range ( 2X ) • 
max 
The 
input transducer device will most likely be a microphone or a 
speech-activated diaphragm structure (like a telephone receiver 
or intercom speaker). The output signal levels from these 
devices are very low, on the order of 100 millivolts 
peak-to-peak·. In order to drive an AID converter, this would 
have to be amplified to, say, 4 or 5 volts. This would require a 
fairly high-gain, stable voltage amplifier (pre-amplifier), with 
12 
an adjustable gain control to compensate for the variations in 
the input signal level. 
Other desirable features of a speech signal conditioner 
include a signal level indicator, a power amplifier that can 
drive a set of headphones or speakers, and a way of switching the 
input to the signal conditioner from the transducer device to the 
output of the digital speech processor. The power amplifier 
takes the signal from the voltage amplifier and converts it into 
a power signal that can drive the cone of a headphone speaker or 
loudspeaker; this voltage-to-power conversion is necessary 
because the signal from the voltage amplifier does not have 
enough current to excite the speaker coils. The signal level 
indicator should show the instantaneous peak level of the speech 
signal after it has been amplified by the voltage amplifier, and 
have a fairly wide range (30 to 40 dB). It should also show when 
the signal goes above a certain. reference level. 
CHAPTER II 
SIGNAL CONDITIONER SYSTEM OVERVIEW 
System Description 
The signal conditioner designed, built, and tested for this 
project is a dual-channel system with a variety of features for 
analog processing of speech signals. A block diagram of the 
system is shown in Figure 5. The channels are identical and 
contain the following components: a voltage preamplifier, a 
variable cutoff frequency switched capacitor lowpass filter 
driven by a clock, and a post-processing linear phase lowpass 
filter. Each channel also contains a set of three interconnected 
switches that controls the signal flow through the system. In 
Figure 5, the signal flow is as follows: When the switches are 
set to position 1, the signal goes from the transducer to the 
voltage amplifier, then through the variable cutoff and linear 
phase lowpass filters to the AID input of the digital speech 
processor. When the switches are set to position 2, the signal 
comes from the DIA output of the digital speech processor through 
the variable cutoff and linear phase lowpass filters, to the 
power amplifier, speakers, and signal level indicator. This is a 
fairly stra±ghtforward signal conditioning system that has all 
the characteristics outlined in the previous chapter. In the 
following sections, the individual building blocks of the system 
13 
Lowpass filter 
with variable 
cutoff frequen-
cy 
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(Bessel) noise 
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Display 
driver 
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cutoff frequen-
cy 
Linear phase 
(Bessel) noise 
filter 
._..__ __ ::Jio......;a,,_A/D input, 
l/ ,.... right channel 
2 
Figure 5. Block diagram of signal conditioner. 
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are examined, and are related to the overall operation of the 
system. The variable cutoff and linear phase lowpass filters are 
examined first, followed by the voltage amplifier, signal level 
indicator, and audio power amplifier. More information on the 
lowpass filters and voltage amplifier can be found in Chapter · III 
and in the Appendix. 
Signal Conditioner Components 
Lowpass Filters 
The signal conditioner shown in Figure 5 has two lowpass 
filters: a variable cutoff frequency linear phase switched 
capacitor lowpass filter, and a linear phase lowpass noise filter 
connected to the output of the switched capacitor filter. The 
switched capacitor filter is an EG&G Reticon R5613 linear 
phase lowpass filter, and is a self-contained circuit on an IC 
dual inline package. The cutoff frequency of the R5613 is 
tuneable, and is controlled by an external clock signal. The 
cutoff frequency is proportional to the clock signal frequency; 
the higher the clock frequency, the higher the filter cutoff 
frequency, and vice versa. The clock that drives the switched 
capacitor filter is a digital circuit consisting of a crystal 
clock oscillator, a decade counter, and two binary counters. The 
decade and bi.nary counters divide the crystal clock oscillator 
frequency down to the switched capacitor filter clock 
frequencies, which, in turn, adjust the filter to the desired 
16 
cutoff frequencies. There are five cutoff frequencies that the 
switched capacitor filter can be set to. They are: 1.19 KHz, 
2. 38 KHz, 4. 77 KHz, 5. 96 KHz and 9. 53 KHz. The corresponding 
clock frequencies are related to these corner frequencies by the 
following formula: 
f = 128f . 
clock corner' f corner ( 10) 
This means that the clock frequencies used for the switched 
capacitor filter are approximately 153 KHz, 305 KHz, 610 KHz, 763 
KHz and 1.22 MHz. Equation (10) is true for any clock and corner 
frequency, for the R5613. 
The operation of the switched capacitor filter is as 
follows. The clock signal is broken up into two alternating 
switching signals. These signals are sent to two MOSFET switches 
that are connected to either side of a capacitor. These MOSFET 
switches alternately switch on and off, which causes the 
capacitor to charge and discharge. This charging and discharging 
causes a current to flow through the capacitor, making it behave 
like a resistor. The effective resistance of the switched 
capacitor is: 
Reff = TIC (11) 
where T is the clock period in seconds and C is the capacitance 
of the capacitor. The derivation of equation (11) can be found 
17 
in Chapter III. Several switched capacitors can be combined with 
conventional capacitors and operational amplifiers to form active 
filters; these filters have no resistive elements and, hence, can 
be implemented entirely on an IC chip. No external resistors or 
capacitors are needed. The fact that the effective resistances 
of the switched capacitors are linear functions of the clock 
period means that the overall frequency response of the filter 
can be altered by varying the clock frequency. It is seen from 
equation (11) that a change in the clock period (or clock 
frequency) will result in a change in the effective resistance of 
the switched capacitor. If a series of switched capacitors is 
incorporated into an active filter, and all of these switched 
capacitors are tied to the same clock, varying the clock 
frequency will change the effective resistances of the switched 
capacitors concurrently, causing the transfer function of the 
filter to vary. This, in turn, will cause the critical 
frequencies of the filter to change. The R5613 lowpass filter 
operates on this principle. A more detailed analysis of the 
switched capacitor lowpass filter is found in Chapter III, along 
with a summary of the physical and electrical properties of 
several 
filters. 
commercially available switched capacitor lowpass 
The linear phase lowpass filter shown in Figure 5 is a fixed 
active filter with a cutoff (3 dB) frequency of 30.3 KHz. The 
main purpose of this filter is to eliminate the stray signals 
18 
emanating from the digital clock that drives the switched 
capacitor filter, while passing through the desired audio signal 
with as little distortion as possible. Specifically, this filter 
is a fifth-order Sallen and Key active linear phase filter, and 
is described in more detail in appendices A and B. This filter 
has a rolloff in the stopband of 25. 4 dB per octave, and an 
attenuation of 37.7 dB at 100 KHz. This means that any spurious 
clock signals will be effectively removed by the filter from the 
output audio signal, since the lowest clock frequency used for 
the switched capacitor filter is roughly 153 KHz. 
Voltage Amplifier 
The voltage amplifier used in the signal conditioner is a 
two-stage, non-inverting operational amplifier system that 
utilizes a single op amp for each stage. The first stage has a 
fixed gain of 5 (14 dB) and the second stage has a variable gain 
that ranges from approximately unity to 10 (10 dB). The 
amplifier takes the input microphone signal and amplifies it for 
input into the switched capacitor filter. The gain of the 
amplifier is essentially flat from d.c. to 100 KHz. The 3 dB 
frequency is 5 3 O KHz; the crossover frequency (the frequency 
where the gain falls to unity) is 2. 1 MHz. Each op amp stage 
has a single voltage series feedback resistive loop; gain control 
for the second stage is provided by a 10 K fc! trimpot. DC off set 
adjustment is provided by a voltage divider circuit connected to 
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the inverting input port of the two-stage op amp system. More 
information on the design and characteristics of the voltage 
amplifier, including a schematic diagram, is given in Appendix B. 
The LED signal 
Signal Level Display 
level display shows the instantaneous 
amplified signal level from the voltage amplifier and consists of 
a National Semiconductor LM3915 display driver and eight LEDs 
arranged horizontally in a bar graph format. Each LED is set to 
illuminate at a certain signal voltage level. Signal lev.els 
below 5 V peak (10 V peak-to-peak for a pure sinusoidal signal) 
will register on the red LEDs; signal levels at or above 5 V peak 
will register on the yellow LEDs. The 0 dB reference level is 5 
V peak; all other levels are normalized to this value. The 
reference level can be adjusted via a 10 K rt trim pot located on 
the signal conditioner front panel. The maximum signal level 
that can be displayed is approximately 10 V peak {20 V 
peak-to-peak, pure sinusoidal signal), or 6 dB above the 
reference. Appendix B contains more information on the signa·1 
level display. 
Audio Amplifier 
The audio power amplifier used in the signal conditioner is a 
National Semiconductor LM388N-2 power amplifier that can deliv.er 
up to 2. 25 watts nominal into an 8 S""2 speaker load. The purpose 
of this power amplifier is to convert the voltage signal from the 
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voltage amplifier into a power signal that can drive the cone of 
a loudspeaker. The am pl if ier has low total harmonic distortion 
(less than 0.4% from 20 Hz to 20 KHz with an output power level 
of 0.5 W, load impedance of 3 ~' and 12 V supply voltage). It 
has an internal voltage gain of 20 ( 26 dB) from de to 100 · KHz 
that can be increased to 200 with the addition of an external 
resistor and capacitor between pins 2 and 6 on the amplifier IC 
DIP, or a capacitively coupled resistor connected to pin 6. The 
power supply rejection ratio is better than 20 dB over the 
operating frequency range; the power dissipation is typically 
less than 1 W (National Semiconductor Corporation 1980). More 
information on the audio power amplifier is contained in Appendix 
B. 
Additional Comments 
The signal conditioner circuitry is powered by a quad power 
supply that gives the following supply voltages: + 8 V and - 8 V 
for the voltage amplifier, switched capacitor filter, and linear 
phase filter; +12 V for the LED display driver and audio power 
amplifier; and +5 V for the digital clock circuitry and LEDs. 
There is a bus bar that serves as a dual ground for the circuit 
components; one ground is the audio signal ground, and the other 
is the digital logic ground. These grounds are connected 
together at the power supply in what is called a "star ground" 
configuration. This grounding technique eliminates ground loop 
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noise between the signal and logic grounds. A circuit schematic 
of the entire signal conditioner, including the grounding 
circuits, is shown in Appendix C. 
CHAPTER III 
SWITCHED CAPACITOR FILTERS 
Basic Theory 
The switched capacitor filter outlined in Chapter II is an 
active RC-type filter where the resistors are replaced by 
capacitors that are periodically charged and discharged using 
metal oxide semiconductor (MOS) field effect switching 
transistors. These switching transistors are driven by 
alternating clock signals, whose frequencies are much greater 
than the operating frequency range of the filter. The s witched 
capacitors behave like resistors, with resistance values that are 
functions of the clock frequency. When the clock frequency is 
changed, the effective resistance of the switched capacitor is 
changed, causing the poles of the filter transfer function to 
move around in the complex plane. This results in a change in 
the filter cutoff frequency. The operation of the switched 
capacitor as a filter resistor is as follows (Gregorian and 
Themes 1986). Consider two MOSFET switches, each with a clock 
signal input into its gate, and a capacitor between the switches, 
as shown in Figure 6 • In Figure 6 ' and rJ.. \f-' 2 are 
non-overlapping, alternating clock signals, each with period T. 
T' is the period of the clock signal that is the sum of cp1 and 
cp2 , and is usually equal to T/2. 
22 
v 1 0 
23 
• l ; 2 
l l •1 •2 
TI TT v· )liilio 0 v 2 c -)lir (fi 0 &ql 01 6q2 
v PCS 
r· ... , T 
-
-
Figure 6. Circuit and timing diagram for switched capacitor. 
This composite clock signal is the external clock that is input 
into the switched capacitor filter with a frequency of l/T' that 
is referenced to the cutoff frequency of the filter. C is the 
s 
stray capacitance caused by the source/drain to ground 
capacitance of the Ql, Q2 combination at the positive capacitor 
node. To begin, it is assumed that the capacitor is charged to 
V 
2 
( V = V 
2
) • <P 
1 
rises from 0 to V c, causing Ql to turn on. A 
charge &i1 flows into the capacitor, where &i1 =CV= CCY1 - v2 >. 
<I]_ goes to zero, causing Ql to turn off. The voltage a.cross the 
capacitor changes from 
causing Q2 to turn on. 
to rises to v ., 
c 
The voltage across the capacitor goes 
from v
1 
to v
1 
- v2 , and a charge tq2 flows through the capacitor, 
where = which 
implies that a charge equal to C(V1 - v2 > flows from the v1 node 
to the v2 node during each sampling period T. The average 
current flowing from v1 to v2 during the sampling period is: 
t 
i · 
average 
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d ~ql 
= ~=-= dt T 
(12) 
Equation ( 12) is in the form of Ohm's Law; thus, it can be 
rewritten: 
which yields 
or 
i 
average 
1 
= R (Vl - Vz) 
1 c 
- = R T 
R T c 
This is equation (11) in Chapter II. The switched capacitor in 
Figure 6, then, is essentially a resistor between points v1 and 
v2 whose resistance is a function of the clock frequency 1/T, as 
shown in Figure 7. 
v lo. 
Figure 7. Equivalent resistance of switched capacitor. 
The stray capacitance 
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C can seriously affect the 
s 
performance of the switched capacitor by introducing a reactive 
component in the effective impedance, resulting in phase changes 
in the filtered signal. To compensate for the stray capacitance, 
four MOSFET switches are used instead of two in the following 
configuration, shown in Figure 8. 
•2 •2 
l c l 
vl v2 
Cs 
~ 1 o-----1 •\ o---1 
Figure 8. Stray insensitive configuration for switched 
capacitor. 
In Figure 8, the stray capacitance is switched in and out at 
the same rate as the switching capacitor C. Hence, it "blends 
in" with the switched capacitor and does not affect the operation 
of the circuit. This type of circuit is commonly used in 
switched capacitor filters. 
A very basic type of switched capacitor circuit is the 
switched capacitor integrator, which is shown below in Figure 9. 
This integrat?r behaves like a regular resistive/capacitive 
integrator, as will be proven. 
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Figure 9 . Stray insensitive switched capacitor integrator and 
clock waveform for MOSFET switches. c
1 
is the 
switched capacitor. 
An expression for the transfer function V. ( s)/V ( s) for in out 
the circuit in Figure 9 will be derived by first finding a 
difference equation that relates V t( t) 
OU 
to V. ( t) , in then using 
the z-transform method to convert this difference equation into 
ans-domain transfer function (Gregorian and Themes 1986). At t 
= tn - T (which is the leading edge of the ¢ 1 pulse), Ql and Q3 
turn on, causing the voltage across c1 to go to V .• in At t = t n 
(which is the trailing edge of the ¢1 pulse), Ql and Q3 turn off, 
(which is the leading edge of ¢ 2 ) • 
At t = t + T/2 - T 
n 
Q2 and Q4 turn on, and c1 · 
discharges through the virtual ground of the op amp. This causes 
the charge 6q2 (tn + T/2 - T) = ~l (tn) = C1 Vin (tn) to flow 
into c2 , resulting in a voltage change ~ VC 2 ( t + T/2 - T) across 
c2 • Here 
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Q 
c 
Liq (t + _! - T) 2 n 2 
= ( cl)v. {t 1' 
c2 in r1 
(13) 
But Li V C2 ( t + T/2 - T ) is also the negative of the change in 
output voltage Vout (t) between successive ¢1 or ¢2 clock pulses, 
which means that equation (13) can be rewritten: 
- [v {t ) - v (t }] 
out n+l out n 1 
which yields 
v (t ) - v (t ) out n+l out n (14) 
Equation ( 14) is a first-order difference equation that can be 
solved using 
forward-delayed 
the z-transform. v. ( t ) in n 
signals, ref ere.need to v 
out 
and V t( t ) 
OU n 
(t 1); 
n+ 
since 
are 
a 
forward delay of one interval in the time domain transforms to a 
multiplication by 1/z in the z-domain, equation (14) in the 
z-domain is: 
V (z) - .!_ V (z) 
out z · out 
After some algebra, this becomes: 
vout (z) (z - 1) = - ( cl)v (z) 
. c2 in 
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which yields 
V (z) 
out 
V. (z) 
in (15) 
Equation (15) is the z-domain transfer function of the integrator 
in Figure 9. To 
matched- z transform, 
convert it 
sT Z = e 
to the s-domain, the 
is used, where T is the delay between successive pulses of the 
clock signal ¢1 or ¢ 2 • Equation (15) can thus be written in the 
s-domain as 
V (s) - c1Jc2 out 
----= 
Vin (s) esT - 1 
Now e sT b d d . T 1 . f 11 can e expan e 1n a ay or series as o ows. 
sT 
e 
(sT) 2 (sT) 3 
1 + sT + 2 [ + 3 ! + ... 
Equation (16) then becomes 
V (s) 
out 
V. (s) 
in [ 
(sT) 2 (sT) 3 ] 1 + sT + 21 + 31 + ... - 1 
(16) 
(17) 
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V t(s) 
OU 
V. (s) 
in (sT) 2 (sT) 3 
sT + + + 2 ! 3 ! .•. 
(18) 
In most practical switched capacitor circuits, as stated before, 
the clock frequency will be much greater than the frequency of 
the signal. This means that sT will be much less than 1, and 
equation (18) can thus be written 
V out (s) ~ - C.l/C2 
V. (s) sT 
in 
(19) 
Recalling that the effective resistance of a switched capacitor 
is the clock period divided by the capacitance, Equation ( 19) 
becomes 
V (s) 
out 
V. (s) 
in 
- (l/R)(l/C2) 
s s 
which is the transfer function for an integrator containing a 
resistor R, an op amp, and an integrating capacitor c2 • 
The derivation of the transfer function for the switched 
capacitor integrator shows that the implementation of a switched 
capacitor filter can be · achieved simply by replacing the 
resistors of the corresponding resistive filter with switched 
capacitors. Mathematically, this means replacing the s variable 
in the resistive filter transfer function with (z - 1)/T. This 
is called the forward-Euler transformation, and is derived from 
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the z-to-s transformation and the Taylor series expansion in 
equation (17). 
z sT 1 + sT + (sT)
2 (sT) 3 
e 2! + 3! + .. . 
"' 
= 1 + sT 
sT = z 1 
z 1 
s = T 
Practical switched capacitor implementation, however, involves 
more than just replacing the resistors of the corresponding 
resistive filter with switched capacitors. Often the network 
topology of the switched capacitor filter is altered to minimize 
the number of MOSFET switches, and to ameliorate the stray 
capacitance effects. The altered circuit, though, will have the 
same transfer function and electrical characteristics as its 
resistive counterpart. 
Filter Types 
Just as there are many different types of resistive active 
filters, there are many varieties of switched capacitor filters. 
In fact, any filter type that can be realized with resistors, 
capacitors, and active elements can be realized with switched 
capacitors. A fairly simple lowpass filter is the biquad lowpass 
filter (Gregorian and Themes 1986), shown below in Figure 10. 
+ 
v A../ in 
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1 
0 
+ 
vout 
l 
Figure 10. Biquad lowpass filter. 
The transfer function for this lowpass filter is 
V (s) 
out 1 (20) 
V. (s) 2 
in ~+ s 1 K K Q .. + 
0 0 
In equation (20), Q is the quality factor and is related to the 
steepness of the filter rolloff. K is a constant. 
0 
The element 
values are normalized to a cutoff frequency of 1 rad/sec. The 
switched capacitor circuit for Figure 10 is shown in Figure 11. 
c =l 5 Q 
Figure 11. Switched capacitor implementation of biquad lowpass 
filter. T is the period of either clock signal in 
seconds. 
+ 
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The capacitors in the circuit of Figure 11 are normalized to w = 
0 
1 rad/sec. The switching capacitors C , C , C and C have much 
1 3 4 s 
smaller capacitances than the integrating capcitors c2 and c6' 
since the clock period T is a very small number. In Figure 11, 
Q3 and Q4 serve as switches for c 1 and c3 ; c 3 shares switches Q9 
and QlO with CS. This combining of switched capacitors reduces 
the number of MOSFETS from 16, if each switched capacitor had its 
own set of switches, to 11. The circuit in Figure 11 could be 
designed as a Butterworth, Chebyshev, elliptical or Bessel 
(linear phase) filter by setting the denominator equal to the 
appropriate polynomial function and solving for K and Q. These 
0 
values would be substituted into the capacitor values in Figure 
11 and the resulting capacitances would be normalized to the 
desired cutoff frequency. 
Another type of switched capacitor filter that is commonly 
used is the ladder filter, so named because the active elements 
and switched capacitors are arranged like the rungs of a ladder. 
A fifth-order elliptic lowpass switched capacitor ladder filter 
that uses a clock signal like that shown in Figure 9 is shown in 
Figure 12. 
The circuit in Figure ·12 basically consists of five switched 
capacitor integrators similar to the one shown in Figure 9. C2, 
cs, CB, c13 and c1s are the integrating capacitors; C7, c11' c1s 
and c19 are f eedforward and feedback loop capacitors. Cl, C3, 
c4, c6' cg' ClO' c12' c14' c16 and c11 are the switching 
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C 19 =12.3S 
C ,. = q . b''I 
C 11 : 3.0SS 
v;,.(t.) 
Figure 12. Fifth-order elliptic switched capacitor lowpass 
ladder filter. All capacitor values are normalized 
to a cutoff frequency of 1 rad/sec and are equal to 1 
unless specified otherwise. 
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capacitors controlled by the ¢1 and ¢2 clock signals. The 
analysis of the circuit proceeds as follows (Lee and Jenkins 
1981). The circuit is broken up into its constituent integrator 
parts, and the output voltages from the integrators are obtained 
by iteratively solving the following matrix difference equations 
for the output voltage vectors V t (n - 1/2) and V t (n): 
OU OU 
For clock signal ¢1 : 
(21) 
For clock signal ¢2 : 
In equations ( 21) and ( 22}, [I] is the identity matrix, [A1], 
[A
2
], [B
1
], [B2 ]; [C1 ] and [C2 ] are matrices whose elements 
depend on the parallel switched capacitor values, [D1], [D2], 
[E1], [E2], [F], [G1 ] and [G2 ] are matrices whose elements depend 
on the series switched capacitor and integrating capacitor 
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values, and V. ( n - 1) in and V. ( n - 1/2) in are the input voltage 
vectors. The input voltage vectors are set to a certain value 
for a specific time (like a sample and hold input), equations 
(21) and (22) are solved for the output voltage vectors, and the 
output voltage vectors are used to determine the overall system 
time domain response of the filter to the input. The input 
vector is set to the next value, and the process is repeated. The 
resulting time domain responses can be converted to the frequency 
domain using a fast Fourier transform technique, or the frequency 
response can be calculated directly by converting equations (21) 
and (22) to the z-domain and s-domain using the techniques 
outlined for the switched capacitor integrator. 
There are several commercially available switched capacitor 
filters. All of these filters are self-contained in IC DIPs and 
do not require external capacitors or resistors. All the filters 
require dual (positive and negative) power supplies and have a 
clock input port. The first filter that will be examined is the 
Motorola MC145414 dual tuneable lowpass filter. This filter is 
packaged in a 16 pin DIP and contains two fifth-order elliptic 
switched capacitor lowpass filters. One filter has unity-gain; 
the other has a fixed · gain of approximately 18 dB. Two 
uncommitted op amps are also provided, which can be used for 
other active circuits that are utilized in conjunction with the 
switched capacitor filters. The switched capacitor filters are 
powered by a dual power supply that can range from ± 5 V ( 10 V 
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spread) to ± 8 V ( 16 V spread). The maximum input or output 
signal level for the filters is determined by the maximum power 
supply rating, and is 16 V peak-to-peak. The clock inputs to the 
switched capacitor filters are CMOS or TTL compatible; the filter 
cutoff frequency is equal to the clock frequency divided by 
35.56. The filters have typically less than 1.0 dB ripple in the 
passband, for a given cutoff frequency. The rolloff in the 
stopband is very steep, in excess of 120 dB per octave (Motorola 
Semiconductor Products, Inc. 1985). 
The second switched capacitor filter that will be examined 
is also made by Motorola. It is the MC145415 dual tuneable 
linear phase lowpass filter. This filter is similar in physical 
design and operation to the MC145414; there are differences, 
however, in its electrical characteristics. First, the filter 
can operate with a lower supply voltage than the MC145414 (± 2.5 
V lower limit compared to ± 5 V . lower limit) • Secondly, the 
filter clock input is CMOS compatible only. Thirdly, the clock 
frequency to filter cutoff frequency ratio is 64 instead of 
35.56. Like the MC145414, the MC145415 consists of a unity-gain 
switched capacitor filter, a switched capacitor filter with a 
fixed gain of 18 dB, and a pair of uncommitted op amps. However, 
the filters are fifth-order linear-phase instead of elliptical. 
The maximum input or output signal for the filters is 16 V 
peak-to-peak, the same as the MC145414. The stopband rolloff is 
37 
not as steep as the rolloff for the MC145414, roughly 45 dB per 
octave. 
The third and fourth switched capacitor filters that will be 
examined are the R5609 and R5613 lowpass filters, both made by 
EG&G Reticon. Unlike the Motorola filters, the R5609 and R5613 
contain only one switched capacitor filter, which has unity gain. 
The clock input to the filter is TTL or CMOS compatible; there is 
a clock/2 (half elock frequency) output that can be used to drive 
other switched capacitor or digital circuits. The R5609 and 
R5613 are each contained in an 8 pin IC DIP, with pins for signal 
in, signal out, positive supply, negative supply, clock in, 
clock/2 out, and reference voltages. There are no extra op amps 
in the R5609 and R5613 ICs, as there are in the Motorola chips. 
The power supply ranges for the R5609 and R5613 are ± 5 V ( 10 V 
spread) to ± 10 V (20 V spread), which means that the maximum 
input or output signal level for the filters is 20 V peak-to-
peak. The R5609 is a seventh-order elliptic lowpass filter with 
a clock frequency to cutoff frequency ratio of 100 and a rolloff 
in the stopband in excess of 120 dB per octave. The R5613 is a 
linear-phase (Bessel) lowpass filter with a clock frequency to 
cutoff frequency ratio of · approximately 128 and a rolloff in the 
stopband that varies from 20 dB per octave near the corner 
frequency to 120 dB per octave farther out in the stopband (EG&G 
Reticon 1982). 
CHAPTER IV 
RESULTS 
Performance Analysis of Signal Conditioner 
The signal conditioner was constructed and brought up to 
working order and then was put through a series of tests using a 
Tektronix SL4N Spectrum Analyzer to see how well it perform.ed; 
i.e., how well it bandlimited the input signal from the spectrum 
analyzer at the various cutoff frequencies. The spec tr um 
analyzer output port was connected to the FROM DI A port on 
the left channel of the signal conditioner, with the 
frequency range set to 1 to 21 KHz. The signal conditioner was 
set to output mode and the SCOPE OUT port on the signal 
conditioner was connected to the spectrum analyzer input 
port. The frequency response of the signal conditioner was 
displayed and photographed at each of the signal conditioner 
cutoff frequencies. 
right channel. The 
These measurements were repeated for the 
step response of the left channel of the 
signal conditioner was measured and photographed by inputting a 
500 Hz, 5 V peak-to-peak square wave into the FROM DIA port, and 
connecting the SCOPE OUT port to an oscilloscope. This was 
repeated for the right channel. Figures 13 through 18 show the 
results of these tests. For the spectrum analyzer plots, the 
input signal level reference is at 0 dB. 
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Figure 13. (a) Left channel signal frequency response with 
cutoff frequency set to 1.19 KHz. (b) Right channel 
signal frequency response with cutoff frequency set 
to 1.19 KHz. 
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Figure 14. (a) Left channel signal frequency response with 
cutoff frequency set to 2.38 KHz. (b) Right channel 
signal frequency response with cutoff frequency set 
to 2.38 KHz. 
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Figure 15. (a) Left channel signal frequency response with 
cutoff frequency set to 4.77 KHz. (b) Right channel 
signal frequency response with cutoff frequency set 
to 4.77 KHz. 
0 
-20 
Magnitude, 
dB 
-40 
-60 
1 1 3 5 7 9 
Frequency, KHz Frequency, KHz 
(a) (b) 
Figure 16. (a) Left channel signal frequency response with 
cutoff frequency set to 5.96 KHz. (b) Right channel 
signal frequency response with cutoff frequency to 
5.96 KHz. 
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Figure 17. (a) Left channel signal frequency response with. 
cutoff frequency set to 9.53 KHz. (b) Right channel 
signal frequency response with cutoff frequency set 
to 9.53 KHz. 
(a) (b) 
Figure 18. (a) Step response of left channel. (b} Step response 
of right channel. 
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Further Work 
The signal conditioner will be used in conjunction with a 
digital speech processor to condition and optimize both input 
microphone speech signals and the digitally processed speech 
signals from the digital to analog output of the speech 
processor. One modification to the signal conditioner needs to 
be made, however: the vector boards that contain the signal 
conditioner circuits must be replaced with standard printed 
circuit boards to insure structural soundness and durability, and 
consistent electrical performance. Basically, the circuit 
components will be removed from the vector boards and the vector 
boards themselves will be unbolted from the bottom of the 
cabinet. The circuit components will be soldered onto the PC 
boards, and the PC boards will be bolted to the cabinet bottom, 
in the same locations as the vector boards were. The component 
soldering will be done by a technician using special techniques. 
This is necessary because of the delicate nature of some of the 
components, especially the CMOS devices. 
APPENDICES 
APPENDIX A 
LOWPASS FILTER THEORY 
Introduction 
An essential component of any analog signal processing 
system is a variable cutoff frequency lowpass filter that can be 
used to adjust the bandwidth of the signal. The lowpass filter 
lets through signals whose frequencies are below a certain cutoff 
frequency, and rejects signals whose frequencies are above this 
cutoff frequency. Figure Al shows the ideal magnitude and phase 
response (transfer function) of a lowpass filter. 
j' 
jT ( jw) ji--1--------., 
0 
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-
0 
~-+----------.... ~-w 
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Figure Al. Magnitude and phase response of ideal lowpass filter. 
The magnitude and phase responses in Figure Al cannot be realized 
with systems made up of a finite number of elements. Therefore, 
mathematical approximations to these responses must be used in 
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the design of practical lowpass filters. These approximating 
functions will be of the following form: 
(Al) 
In equation (Al) , fu is the radian frequency variable, w is the 
c 
cutoff frequency or break frequency, and lT(jW/W )~ 2 is the 
c 
magnitude-squared or power response of the filter. The power 
response is used here because lowpass filter critical frequencies 
are usually expressed in terms of power; the cutoff frequency W 
c 
is often ref erred to as the half power frequency, but it may be 
something else, depending on the type of filter under 
The function A[ ( W/ w ) 2 J exhibits a lowpass 
c 
consideration. 
characteristic; that is, it is zero for w = 0, 1 (or some other 
value) for w = w , and infinite for w = 00• 
c 
Butterworth Filters 
A Butterworth filter is a filter whose power response is 
defined by 
1 
1 +[{:Jr 
Equation (A2) is equation (Al) with 
1 
1 +(~f 
2 A[{w/w)] 
c 
( A2) 
equal to 
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The value n is the order of the filter. At w = w 
(the filter cutoff frequency): 
( 
w ) . c 2 
T J We = 
1 
-------
1 + (::r 1 1 + (1)2n 1 1 + 1 1 2 
c 
Thus, w c is the half-power ( 3 dB) cutoff frequency of the 
Butterworth filter. Figure A2 shows typical power responses for 
Butterworth filters, for a low value of n (low-order filter) and 
a high value of n (high-order filter). 
Figure A2. 
for large n 
for small n 
1. 0 
Butterworth filter responses for small and large 
values of the filter order n. 
In Figure A2, it is seen that if the filter order is large, the 
filter response approximates the ideal response very well. The 
number of energy-storing elements (capacitors and inductors) in a 
Butterwqrth filter is equal to the filter order n· 
' 
thus, a 
high-order filter with a response like that in Figure A2 would 
require a large number of capacitors and inductors. This is not 
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always practical, and there may have to be a tradeoff between the 
filter circuit complexity and the filter response. 
The design of a Butterworth filter involves several steps. 
First, the locations of the poles of the Butterworth power 
response function in the s-plane are determined. The left-hand 
plane poles are retained to insure that the filter is causal and 
stable; these poles are used to generate the s-domain voltage 
transfer function. This function is then used to generate a 
filter circuit using various methods of network synthesis. 
Finally, the element values in this circuit are adjusted for the 
desired filter cutoff frequency. From equation (A2) 
IT(s) 12 1 w w s s j -= +(~t ' w w j c c 1 
IT(s)j2 1 1 1 = = = 2n (-j) 2n ... 2n [(-j)2]n .. 2n 1 + (-l)n 1 + s 1 + s s 
The poles of ITC s) 12 are the solutions of the equation 
(-l)n s 2n + 1 = 0 
Dividing both sides of this equation by (-1) n and transposing 
yields 
2n 
s ~ (1)-n (-1)(-1) -n 
o r 
4 8 
5 
2 n = e j"Tr( n+ 1) 
j'7T(2k+l+-n) 
= e 
(A3) 
The roots (poles) of equation (A3) are 
j [ ( 2 ~; l) H ¥ ] [ 2 k + l *ITJ 
s = e = c os ( 2 n )?T + 2 + j 
Ill 
sin[ ( 2k+l).,,. + ~1 2n 2 
. 2k+l 2k+l sin(~2~)TI + j cos(~~)n, n 2n 
m = 1, 2, 3, . . . , 2n; k = 0, 1, 2, ... , 2n-l 
The poles that lie in the left-hand plane are 
m 
s 
m 
. (2k+l) + (2k+l) sin~ TI j cos~ TI, 
1, 2, 3, ... , n; k 0, 1, 2 •... ~ n-1 
(A4) 
Now, the power response transfer function IT< s) 12 can be written 
/T(s)j2 = 1 
B (s) B (-s) 
n n 
T(s)T*(-s) 
where B ( s) is a polynomial in s, and is ref erred to as the 
n 
Butterworth polynomial of order n. The poles in equation (A4) 
are the roots of this polynomial. This means that B (s) can be 
n 
written 
B (s) 
n 
n 
IT 
m=l 
(s-s ) 
m 
n-1 
IT [s + s;n(2k+l) . (2k+l) ] ~ Zn TI - J COS ~ TI (AS) 
k=O 
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The voltage transfer function is 
T(s) 1 B (s) 
n 
(A6) 
To design a Butterworth filter of a given order n, then equation 
(AS) would be used to calculate the factored form of B (s), which 
n 
would be multiplied out to generate the polynomial form. This 
polynomial would be substituted into equation (A6) to generate 
the voltage transfer function T(s) for the filter. Using network 
synthesis, this transfer function would be converted into a -
filter circuit containing capacitors, inductors or possibly 
active devices. For example, if a third-order Butterworth filter 
is desired, the Butterworth polynomial becomes 
2 
B3 (s) = IT 
. k=O 
[ . (2k+l) (2k+l) ] s + sin --6- TI - j cos --6- TI 
B 3 (s)=[s+sin(~)-j cos(~)][s+sin(;)-j cos(~)][s+sin(~TI)-j cos(~TI)] 
= (s + 0.5 - j 0.86603)(s + l)(s + 0.5 + j 0.86603) 
= (s 2 + s + l)(s + 1) 
(A7) 
s
3 
+ 2s 2 + 2s + 1 
From equation (A6), the voltage transfer function is 
T(s) 1 
s
3 
+ 2s2 + 2s + 1 
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Now, a circuit that has this transfer function needs to be found. 
A common method for doing this uses the impedance-conversion 
technique, where the transfer function T(s) is converted into a 
driving-point or input impedance function Z(s). This method 
mathematically places a unit load impedance and a unit source 
impedance at the output and input ports of the circuit, and is 
executed by putting the even-power terms of the Butterworth 
polynomial in the numerator of Z(s), and the odd-power terms in 
the denominator. The coefficient of the highest-power term is 
incremented by one. Carrying out the above steps for T(s) yields 
z(s) = 2s
2 + 1 
2s 3 + 2s 
1 
1 
1 1 
-------= 
2s 3 + 2s s(2s2 + 1) + s 
2s 2 + 1 2s2 + 1 
(AS) 
1 
s + ----
2s2 + 1 
1 
s + ----
2s + 1 
s 
s 
Examination of equation (A8) shows that the circuit will contain, 
going from right to left, a parallel capacitance, a series 
inductance, and another parallel capacitance. The normalized or 
unscaled element values are the coefficients of the s-terms in 
equation (AS). The filter circuit is shown below in Figure A3. 
This filter is for a cutoff frequency of 1 rad/se~, with a source 
and load impedance of lrt. For more realistic values of cutoff 
Figure A3. 
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l .Cl 2 ff 
0------J\/V\.,.~--.--~'ll~IU~~~--.-~~~~--~~~~ 
+ 
v 
in 
1 P' 1 F 
111. 
+ 
v 
out 
Third-order Butterworth filter with normalized 
element values. 
frequency and source and load impedance, the element values are 
multiplied by the following scale factors: 
k. d in uctor 
z 
= ~· w , 
c 
k . 
capacitor 
1 
zw 
c 
(A9) 
Here Z is the source and load impedance for the filter. 
The Butterworth filter shown in Figure A3 is a passive 
circuit, since it contains only energy-storing or energy-
dissipating elements (capacitors and inductors). Circuits like 
these may not be suitable for some applications, such as audio, 
because of the relatively large inductor and capacitor values 
that are required; such large inductors and capacitors would be 
difficult to realize physically. An alternative would be to use 
an active device in the filter. The most common active device 
used . for this purpose is the operational amplifier, or op amp. 
The op amp has an inverting and non-inverting input, very high 
input impedance, very low output impedance, and very high gain. 
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These characteristics make it possible to realize almost any type 
of transfer function by connecting resistors and capacitors to 
the input and output terminals of the op amp in a certain way. A 
very common active lowpass filter that uses an op amp is the 
Sallen and Key filter, first proposed by R.P. Sallen and E.L. Key 
in 1955. Basically, the Sallen and Key filter is a unity-gain, 
low output impedance circuit; this makes it ideal for integration 
into more complex systems (such as the signal conditioner). A 
second-order Sallen and Key filter is shown in Figure A4. 
+ 
vout 
l 
Figure A4. Second-order Sallen and Key filter. 
Using node analysis, the equations for this circuit are 
GVin(s) = (2G + c2 s)VA - (G + C2s)Vout(s) 
O = -GVA + (G + c1s)V0 ut(s) 
where G = 1/R and VA is the voltage from ground to point A. 
Solving for V t( s>/v. ( s) yields the transfer function for this 
OU in 
circuit: 
V t(s) 
OU 
V. (s) 
in 
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1 
( AlO) 
Equation (AlO) is in the standard voltage transfer function 
format shown in equation (A6); to get the normalized Butterworth 
element values, the denominator of equation (AlO) is set equal to 
the second-order Butterworth polynomial B2 ( s) = s
2 + 1. 41421s + 
1. This yields 
c1c2 = 1 
2C1 = 1. 41421 
assuming R = lSl. Solving these equations gives the normalized 
capacitor values c1 = .70711F and c2 = 1.41421F; these values are 
converted to real values using the capacitor scaling factor in 
equation (A9). In this case, Z is the resistor R in Figure A4, 
and is usually set to a convenient value, such as 1 KS1. In 
Figure A4, if an RC filter section is placed between the 
left-most resistor and the source, the third-order Sallen and Key 
filter results. This circuit is shown in Figure AS. 
+ 
V out 
l 
Figure AS. Third-order Sallen and Key filter. 
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Using techniques similar to those applied to the second-order 
circuit, the transfer function for this circuit can be found. It 
is 
1 
(All) 
As was done with the second-order circuit, the denominator of 
equation (All) is set equal to the third-order Butterworth 
polynomial given by equation (A7). With R = 1 , this yields 
Solving this set of simultaneous equations gives the normalized 
Butterworth capacitor values. 
equations can be written 
c 3 
1 
After some algebra, the above 
0 
( Al2) 
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Equation (Al2) is a cubic equation that can be solved iteratively 
on a computer or pocket calculator. The resulting value for C 
1 
is substituted into the expressions for C and C which yields 2 3' 
c1 = 1. 39 300F 
C2 = 3.54784F 
c3 = 0.20234F 
These values would be scaled to the actual cutoff frequency and 
resistance levels using equation (A9). The resulting circuit has 
exactly the same electrical properties as the passive Butterworth 
filter shown in Figure A3. 
Some final comments need to be made concerning Butterworth 
filters. First, the procedures outlined in the preceding 
paragraphs are fairly involved and involve a lot · of computation, 
even for a relatively simple filter. For a higher-order filter 
( n = 7 or 8), they become prohibitive. Fortunately, tables of 
Butterworth inductor and capacitor element values are available. 
In addition, computer programs that analyze and synthesize 
filters have been written; these programs run on most personal 
and main-frame machines. The second subject that needs to be 
brought up concerns the pole-zero diagram of the Butterworth 
filter. This is important if a stability or root-locus analysis 
is done on the filter. Also, it gives a graphical insight into 
how the filter behaves at various frequencies. It is recalled 
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that the poles of the Butterworth power response IT< s) I 2 are 
given by 
m 
s 
m 
. (2k+l) + (2k+l) sin~ n j cos ~ n, 
1, 2 , 3, ... , 2n; k 0, 1, 2, ... , 2n-l 
(Al3) 
It is seen that equation (Al3) describes a circle centered about 
the origin with radius 1 (the unit circle). The pole diagram of 
the Butterworth filter, then, is given by Figure A6. 
Figure A6. 
~ 
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jw 2.,,. 1f ~ = 2n = n1 n - order of filt.er 
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/ 
/ 
I 
)( 
...... X- _x-
Pole diagram for Butterworth filter. All the poles 
lie on a unit circle of radius 1. 
The pole diagram of the third-order Butterworth filter 
represented by Figure A3 or Figure AS is shown in Figure A7. 
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Figure A7. Pole diagram for third-order Butterworth filter. 
Equiripple (Chebyshev) Filters 
The Butterworth filter detailed in the previous section has 
a fairly good passband response and a fairly steep rolloff in the 
transition region (the region near the cutoff frequency) • For 
some applications, though, the attenuation near the ~utoff 
frequency for the Butterworth filter might be too high; for 
example, the third-order Butterworth filter in Figure A3 or 
Figure AS at w/tu = 0.9 has a power response value of 
c 
1 1 
~~~~~~~~- = 
1 + (0.9)(Z)(3 ) 1 + {0.9) 6 
1 0.65298 :... 1.85 dB 1.53144 
So at 90% of the cutoff frequency, the third-order Butterworth 
filter attenuates the signal power by almost 2 dB. This is a 
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fairly significant reduction. To reduce the attenuation of a 
lowpass filter in the transition region, a ripple that oscillates 
evenly above and below a certain mean value in the passband is 
introduced, causing the response in the transition region to 
increase. This is shown in Figure AB • 
...-ie~--~ Ideal cesponse 
0.5 - - - -
1.0 
Figure AB. Comparison of Butterworth and equiripple responses. 
In Figure AB, it is seen that the response of the equiripple 
filter falls off more steeply than the response of the 
Butterworth filter in the transition region. Thus, it 
approximates the ideal lowpass filter response more closely than 
the Butterworth response. s is the ripple factor, usually 
expressed in decibels. 
Ripple factor in dB 2 = 1 o 1 o g (s + 1 ) (A14) 
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Solving equation (Al4) for E2 yields 
2 
E ( AlS) 
The power response function for the equiripple filter, from 
equation (Al), is 
1 
( Al6) 
where E2 (the square of the absolute-value ripple factor) is 
defined by equation (AlS) and w is the 3 dB cutoff frequency. 
c 
C ( w I w ) describes a class of polynomials called the Chebyshev 
n c 
polynomials, which are defined by the following recursive 
relationship 
c2{~J = 2(~J~J- 1 = 2(~J -1 
ci~J = 2(~J[2(~J i] ~c = 4(~J3 w w 
c 
(Al7) 
Equation (A17) can be used to generate Chebyshev polynomials of 
any order. Because the power response of the equiripple filter 
60 
is defined in terms of Chebyshev polynomials, the equiripple 
filter is often called a Chebyshev filter. The design of a 
Chebyshev filter follows the same procedure as the Butterworth 
filter design: the left-hand plane poles of the s-domain power 
response function are determined; these poles are used to 
generate a voltage transfer function similar in form to equation 
{A6); finally, this transfer function is related to a filter 
circuit similar to Figure A3 or Figure AS. Noting that 
s 
Equation (A16) becomes 
j ~ => 
w 
c 
jT(s) 12 
The poles of this function are 
sinh ¢ 
. (2k+l) s sin~ 1T m cosh ljJ 
w s 
-= 
w j 
c 
1 
+ j co sh 
cash 
cp 2k+l 
cos C-z;-) 1T ljJ (A18) 
<P= 1 -1 1 1 -1 1 n sinh (E) ; ljJ n cosh (E);m=l,2,3, ... ,2n;k=O,l,2, ... ,2n-l 
The left-hand plane poles are those poles where K = 0, 1, 2, ••• , 
n-1, in equation (Al8). The s-domain power response function can 
be rewritten 
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1 T(s)T*(-s) K (s)K (-s) 
n n 
where Kn ( s) is a polynomial in s that is not a true Chebyshev 
polynomial but is related to the Chebyshev polynomial. Here, 
K (s) = 
· n 
= 
n 
IT 
m=l 
(s - s ) 
m 
n-1 · h 
IT [ s 1 n q> • (2k+l) . cosh <P (2k+l) ] s + ~ sin -z;- n - J cosh ~ cos -z;- TI 
k=O cosh \f" 
1 -1 1 
cosh (-) 
n E: 
(A19) 
The voltage transfer function is given by equation (A6); namely, 
T(s) 1 
K {s) 
n 
(A20) 
This transfer function is then converted into a filter circuit, 
in the same manner as was done for the Butterworth transfer 
function. 
Using equations (A19) and (A20), a Chebyshev filter circuit 
can be generated, for a given order n and ripple factor RdB • The 
procedure is as follows. It is desired to generate a third-order 
Chebyshev (equiripple) filter circuit with a ripple factor of 0.5 
dB. First, the absolute ripple factor E:2 is calculated from 
equation (AlS) 
From 
c 3 (s) 
0.5 
10 10 
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- 1 = 1.12202 - 1 
E = /Q .12202 0. 34931 
equation (A19) 
1 -1 
0.12202 
<P 
1 1 -1 
= - sinh <0.12202) ·3 ·sinh (8.19538) 0.93347 3 
1.J; 
1 -1 1 1 -1 
= - cosh <0.12202) - • cosh (8.19538) 0. 93099 3 3 
sinh <P = sinh (0. 9334 7) 1.07507 
cosh <P = cosh(0.93347) 1.46825 
cosh 1.J; = cosh(0.93099) 1. 46559 
c3 (s) [s + 
(1. 07507) sin(~) . (1. 46825) 'Tr 1.46559 J 1.46559 cos(6)] 
x [s + (1. 07507) sin(TI) - ·cl.46825) 1T 1. 46559 2 J 1.46559 cos(z-)1 
x [s + (1. 07507) . (57T) _ ·cl.46825) 51T 1.46559 . sin 6 J 1.46559 cos(6)] 
(s+o.36677 - j0.8676)(s+o.73354)(s+0.36677+j0.8676) 
s
3 
+ l.46708s 2 + l.42083s + 0.64753 
= 0.64753 (l.54433s 3 + 2.26566s2 + 2.19423s + 1) 
(A21) 
The voltage transfer function is 
1 
T(s) ·= 2 
0.64753 (l.54433s 3 + 2.26566s + 2.19423s + 1 
= ~~~~~~~~~1~-~54~4~3~3~~~~~ 
l.54433s 3 + 2.26566s2 + 2.19423s + 1 
(A22) 
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This function is not in the standard filter function form because 
at s = 0, it is not equal to 1. To rectify this, T( s) is 
normalized to unity, which yields 
T(s)norm 
1 
l.54433s 3 + 2.26566s 2 + 2.19423s + 1 (A23) 
The poles of equation (A23) are still those expressed in equation 
(A21); this means that equation (A23) describes the same system 
as equation (A22) does. It is seen that equation (A23) is in the 
form of the Sallen and Key lowpass filter circuit transfer 
function 
T3(s) 
1 
(A24) 
Setting equation (A24) equal to equation (A23) yields, with R = 
H2: 
After some algebra, 
3 0.37761C1 
c1c2c3 = 1.54433 
c1c3 + c2c3 = 1.132s3 
C1+ 3C3 = 2.19423 
2 0.82856C1 + l.13283C1 - 1.54483 
0 (A25) 
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c3 0.73141 - 0.33333C1 
Solving equation (A25) iteratively for c1 , and substituting this 
value into the equations for c2 and c3 gives 
c1 = 1. 79300F 
C2 = 8.08187F 
c3 = 0.06901F 
As was done before, these values are scaled to the desired 
impedance level and cutoff frequency. The result is a Sallen and 
Key lowpass Chebyshev 0. 5 dB ripple filter, with the circuit 
diagram given by Figure AS. 
The pole-zero diagram of the Chebyshev filter needs to be 
derived. To do this, equation (Al8) is broken up into real and 
imaginary equations: 
s a + jW = - A sin l1 + B cos µ m k k 
0: 
·k A sin µ 
(A26) 
w B µ (A27) k cos 
where: 
A sinh cp • B co sh 
q, 
cosh tjJ' co sh tjJ 
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lJ = ( 2 k+ 1) rr 
2n 
Dividing equation (A26) by A and equation (A27) by B and squaring 
both equations yields 
a 2 
k 2 
--= sin 
A2 µ 
2 
wk 2 
-2 = cos 
B 
·µ 
Adding equations (A28) and (A29) gives 
or 
2 2 
Ok Wk 2 2 
. µ + cos µ A2 = 7 =sin 
(A28) 
{A29) 
(A30) 
Eq~ation (A30) is the equation of an ellipse with its major axis 
parallel to the j w axis and its minor axis parallel to the a 
axis. Thus, the poles of the Chebyshev filter will lie on an 
ellipse as shown in Figure A9. 
The pole diagram for the third-order Sallen and Key filter 
whose transfer function is given by equation (A23) is shown in 
Figure AlO. 
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Figure A9. Pole diagram for Chebyshev filter. 
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Key filter, with 0.5 dB ripple. 
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Passband/Stopband Equiripple (Elliptic) Filters 
The passband/ stopband equiripple filter, often called the 
elliptic filter, contains a ripple in both the passband and the 
stopband. This results in a very steep slope in the filter 
transition region, as shown below in Figure All. 
Figure All. 
o.s 
~~+-~~~~~~~~~~~~::z:==~;;;;;2::=:.~- w 
1. 0 WC 
Comparison of Butterworth, equir ipple (Chebyshev) 
and elliptic filters. 
In Figure All, it is evident that the elliptic filter has points 
in the stopband where the response goes to zero. These points 
correspond to the zeros of the elliptic filter transfer function. 
The power response function for the elliptic filter is 
1 
where s is the ripple factor (defined in the previous section), 
and R (w) is the Chebyshev rational function (CRF). The CRF is 
n 
68 
usually defined in terms of the complex variable, z, where z = x 
+ jy. 
l~l (z. - z)] 2 2 1. R (w) T(z)T(-z) ( A31) n N 
II (z. 2 2 
- z ) 
i=l 1. 
Equation ( A31) is an even function of z. The z. 's are the 
1 
singularities of the function; N is the number of transmission 
zeros in the elliptic filter power response function. To be of 
any use in filter design, though, equation (A31) must be 
transformed to the s-domain. This can be accomplished by using 
the following s-to-z mapping function: 
2 
z 
s
2 
+ 1 
2 
s 
(A32) 
The result of this substitution will be a rational function 
R(s)R(-s) whose poles and zeros will be related to the 
singularities of T(z)T(-z). 
p (z. 
-z)r 
R(s)R(-s) i=l 
1 
N 
s
2
+1 2 2 2 II :(z • · 
- z ) z 
-2-
i=-1 1 s 
(A33) 
The voltage transfer function will be 
T(s) 1 = 
n(s) (A34) 
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where Q(s) is defined by the relation 
rG(s)s-2(-s) 2 1 + s .R(s) R(-s) ( A35) 
The number of transmission zeros is related to the order, n, of 
the elliptical filter by the following formula: 
N 
n + 1, n odd 2 
n 
2 , n even 
The design of an elliptical filter is as follows. The s-domain 
transmission zeros for the filter are first specified; they will 
be a function of the filter response parameters (cutoff 
frequency, transition rolloff, filter ripple). Thes.e 
transmission zeros are then converted to CRF z-domain 
singularities using equation (A32). (For any elliptical lowpass 
filter, there will be a transmission zero at s =~; this converts 
to the singularity z = 1.) Equation (A33) is used to . generate 
the rational function R(s)R(-s); finally, equations (A35) and 
(A34) are used to calculate the voltage transfer function. Using 
the network synthesis methods outlined previously, this transfer 
function is converted into a filter circuit. The topology of 
this circuit will be different from the Butterworth and Chebyshev 
topologies, because the elliptical filter transfer function has 
terms in the numerator as well as the denominator. 
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Maximally Flat Time Delay (Bessel) Filters 
Introduction 
In the previous sections, filters whose power response 
functions approximated the ideal lowpass characteristic were 
investigated. In many filter applications, however, it is 
desirable that the time delay in the filter passband between the 
filter input and filter output be constant. In other words, the 
filter should have the time delay response shown below in Figure 
A12. 
w 
o.s 1.0 1.5 
Figure Al2. Ideal lowpass filter time delay response. 
In Figure A12, w is the reciprocal of the time delay T ~ w ~ 0 0 = 
1/T ). 
0 
In the passband of this filter, if an input x( t) is 
applied, the output y( t) will be a scaled, shifted version of 
x ( t ) ; that is , y ( t ) = K x ( t - T ) • If a s ig na 1 u( t ) = sin Ul t is 
0 
sent through the filter, the output will be y1 (t) = sin[u(t -T0 )] 
= sin(w t - w T ) • If the frequency of u( t) is doubled [ u( t) = sin 
0 
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2Wt], the output is y 2 (t) = sin[2W(t - T )] = sin(2Lllt - 2.LuT ). 0 0 
It is seen that the phase shift of y2 (t) is twice the phase shift 
of y 1 (t); when the frequency is doubled, the phase shift doubles. 
Thus, the constant time delay lowpass filter has a linear phase 
characteristic. This property can also be deduced from the 
relation between time delay and phase, which is 
d w 
w 
0 
= B'( ~J 
where 8(w/w ) is the characteristic phase function of the filter. 
0 
If Td(w,M
0
) is constant, then S(w/w
0
) must be a linear function, 
since the derivative of a linear function is a constant. As was 
the case with the ideal power response chara~teristic, the ideal 
time delay characteristic cannot be realized with a finite number 
of realizable filter elements. An approximation function must be 
used. In the following sections, this approximation function 
will be generated and applied to lowpass filter circuits. 
The Bessel Polynomial Approximation 
If a signal x(t) is input into a constant time delay filter, 
the output will b~ 
y(t) = Kx( t - T ) 
0 
(A36) 
72 
where K is an attenuation factor and T is the time delay. 
0 
Taking the Laplace transform of both sides of equation (A36) 
yields 
y(s) 
-sT 
Kx(s)e 0 (A37) 
With T = 1 (unity time delay), equation (A37) can be rewritten: 
0 
y(s) = Kx(s)e-s 
Solving equation (A38) for the transfer function T(s) yields 
T(s) y(s) kx(s) 
-s 
e 
{A38) 
The transfer function for the constant time delay filter, then, 
. -s 1s T(s) = e • Since 
sinh s 
s -s 
e - e 
2 cosh s 
s -s 
e + e 
2 
the transfer function can be written 
T(s) = 1 (A39) 
sinh s + cosh s 
A polynomial can be generated from the denominator of equation 
(A39) by expanding sinh s and cosh s in an infinite series: 
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sinh s 
cash s 
Equation (A39) then becomes 
T(s) 1 
(A40) 
The order of T( s) is the exponent of the highest power term in 
the denominator. 
becomes 
T(~ ) = 2 
o l+·W w\ J- -
WO 2 ! w 2 
0 
Substituting 
1 
3 
- j w + w 
s = j( t•J/ w ) , equation (A40) 
0 
4 5 6 ( A41) 
+ w w j 
3!w 3 4!w 4 S!w 5 6 !w 6 0 0 0 0 
Equation (A41) can be rewritten 
T(~ ) = 2 (A42) 1 4 6 
+ .. }j( *: - 3 5 
- .. ·) 0 (1- w + w _w (.1.l + 'il 2 4!w 4 6 3 5 . -_ 2 ! w 6 ! (JJ 3fw 5 !w 
- 0 0 0 0 0 
The magnitude and phase of equation (A42) are 
(A43) 
T(~) = 1 
tl- 2 4 6 +.)2+(~ - 3 5 - .. )2 w +- w w ~ + Ul 2!W z 4!W 4 6!w 6 3!w 3 S!w 5 
0 0 0 0 0 
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2 2 
1 - w w 2 + 4 T(~J -1 w 3!WQ 5!w0 tan (A44) w 2 2 
0 1 - w w 2 + 4 2!w 4!w 
0 0 
Equations (A43) and (A44) were programmed on a computer and the 
program was run for a third-order constant time delay filter with 
a delay of 100 µsec (corresponding to a cutoff frequency .·.w of 
0 
10 KHz). The magnitude and phase were plotted from 10 KHz to 1 
MHz and are shown in Figure A13. 
10 
0 
Ma9nitude, 
dB 
-12 
-24 
- 36 
-48 
-60 
Figure Al3. 
f'C"equency, Hz Frequency, Hz 
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180 
P ha&e1 
\ deg 90 
\ 0 
\_ 90 
180 
Magnitude and phase response of third~order 
constant time delay filter with 100 t(.sec time 
delay. 
Although equations (A43) and (A44) give a good insight into the 
behavior of constant time delay filters of various orders, they 
are not much help in the actual synthesis and design of such 
filters. In this case, a polynomial similar in form to the 
Butterworth polynomial in equation (AS) needs to be generated. 
The denominator of equation (A39) can be rewritten 
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sinh s + cosh s ( A45) 
L_l = L 1 0 
M_l = M = 1 0 
L (1) 2n-l 1 L (1) = --L n-1 C;) + n s s n-2 s 
1 2n-l M (1) 
Mn-2(!) M (--) + n s s n-1 s 
The sum of L (1/s) and M (1/s) is another polynomial, referred to 
n n 
as the Bessel polynomial. This polynomial is defined by the same 
recursive formula as the formula for L (1/s) and M (1/s); namely, 
n n 
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2n-l w (1) + 1 
s n-1 s' wn-2 C;) (A46) 
with w_1 (1/s) = w (1/s) = 1. 0 Equation (A46) can also be written 
as a sum: 
n l: (n+k)! 
k=O (n-k)!k!(2s)k (A47) 
Combining equations (A39), (A45), (A46) and (A47), the transfer 
function of the constant time delay lowpass filter can be written 
in terms of Bessel polynomials as 
T(s) 1 1 
(2n-k)!sk l: 
k=O 2n-k k!(n-k)! 
n (A48) 
This formula can be used to generate a transfer function of any 
order, whose denominator will be a polynomial in s similar to the 
Butterworth or Chebyshev polynomial. Since the constant time 
delay filter transfer function is defined in terms · of Bessel 
polynomials, this filter is often called a Bessel filter. It is 
also called a maximally flat delay filter. 
Bessel filter, the transfer function is 
T ·-(s) 
3 
1 
s
3 
+ 6s 2 + 15s + 15 
1 
For a third-order 
( A49) 
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Properties of the Bessel Filter 
Bessel polynomials are most frequently used to characterize 
Bessel filter transfer functions, since they are in a fairly 
convenient form (at least for low orders of n) and are 
extensively tabulated. The real reason for using Bessel 
polynomials, though, is their relation to the well-known Bessel 
functions; this relation makes it possible to derive a fairly 
straightforward formula for the time delay of the Bessel filter 
as a function of frequency and filter order n. Indeed, when s = 
j(w/w)' 
0 
where J+(n+l/Z)(x) is the half-order Bessel function defined by: 
J ( ) = 00 (-l)k 
+(n+l/Z) x k:O k!r[±(n+l/2)+k+l] 
+(n+l/2)+2k 
(If 
Equation (ASO) can be used to derive the time delay of the Bessel 
filter, which is 
T 
0 
1 -
1 
(ASl) 
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Equation ( A51) can be expanded in a Mc Laurin series, where the 
n terms are of the form K( :ut w ) • 
0 
( 2°11! )2(w )2n+4{ 2(n-2) ) l 
- (2n)! w
0 
(2n-1)2(2n-3) + ··J 
From equation (A52), it is seen that when w/w 
0 
= 0, Td{w,AU 
0
) = 
T • Usually, three or four terms of equation (A52) are 
0 
sufficient to characterize the filter time delay accurately. For 
the third-order Bessel filter, whose transfer function is given 
by equation (A49), the time delay becomes 
At w/ w = 1 (the cutoff frequency), the time delay of the 
0 
third-order Bessel filter is 
= T (1 - 0.06667 + 0.01333 - 0.00178) 
0 
= 0.94489 T 
0 
79 
It is seen that the time delay varies only slightly over the 
passband of the filter (less than 5%). Hence, with a relatively 
simple filter, it is possible to get a time delay that is nearly 
constant. 
The synthesis of a Bessel filter follows the same procedure 
as the synthesis of the filters outlined in the previous 
sections. Thus it is possible to construct a Bessel Sallen and 
Key filter circuit by equating equation (A48) with the Sallen and 
Key transfer function, and solving for the normalized capacitor 
values. In fact, the output noise filter in the signal 
conditioner outlined in Chapter II is a fifth-order linear 
phase Sallen and Key lowpass filter which consists of a 
third-order Bessel filter and a second-order Bessel filter 
cascaded together as shown in Figure Al4. 
Figure Al4. 
1. 01 F 
>--+----O V OU t 
Fifth-order Sallen and Key lowpass noise filter for 
signal conditioner. 
The capacitor values in Figure Al4 are normalized values and were 
obtained from a table of Bessel filter elements. The maximally 
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flat time-delay property of the circuit in Figure A14 makes it 
ideal for post-filtering of the speech signal in the signal 
conditioner, since the difference between the time delays of the 
frequency components of the speech signal is so small. This 
means that the speech signal can be sent from the variable-
frequency lowpass filter through this filter to the AID input of 
the digital speech processor with almost no amplitude or phase 
distortion. Another desirable property of the Bessel filter is 
the fact that it has no overshoot at the output when its input is 
a step function. This makes it ideally suited for applications 
where over-damping is important, such as voltage spike protection 
circuitry. The time-domain impulse response of the Bessel filter 
dies down almost immediately after the initial response pulse; 
there is almost no oscillation or "ringing." While the Bessel 
filter has very desirable time delay, phase and step responses, 
it has decidedly poorer magnitude response than the Butterworth, 
Chebyshev or elliptical lowpass filters in that the rolloff in 
the transition region is not as steep. This means that the 
Bessel filter will need more elements than the Butterworth, 
Chebyshev or elliptical filter to realize a desired rolloff 
characteristic. This may not be a serious disadvantage, since 
Bessel filter circuits (such as the Sallen and Key circuit) are 
easily built with relatively inexpensive components. 
The s-plane pole-zero diagram of the Bessel filter, 
interestingly enough, is somewhat similar to the Butterworth 
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pole-zero diagram, in that all the Bessel filter poles lie on a 
circle. However, the vertical separation distances between the 
Bessel filter poles are different from the Butterworth filter 
pole separation distances. In addition, the angles between 
successive pole radius vector pairs are not the same; these 
angles are the same for the Butterworth pole radius vector pairs. 
Figure AlS shows the s-plane pole-zero diagram for a Bessel 
filter. jw 
x--- x_ t + / I '\ 2/n I '\ 
I 
+~ ~ 27n I 
a 
+~ I '¥-2/n \ t ' / t 'x x 
L1/n 
... - -
Figure AlS. Pole diagram for Bessel filter. 
In Figure AlS, n is the order of the filter. The pole locations 
in Figure AlS are approximate, and are derived empirically from 
the Bessel polynomial roots. 
APPENDIX B 
DESIGN PROCEDURES 
This appendix contains the design and test procedures for the 
five main sub-systems of the signal conditioner, which are the 
voltage amplifier, the switched capacitor filter, the linear 
phase output noise filter, the audio power amplifier and signal 
level display, and the quad power supply. Design equations and 
circuit schematics for the sub-systems are given, along with 
design and testing procedures. 
the sub-systems are given. 
Performance characteristics for 
Voltage Amplifier 
The design requirement here was to come up with a way of 
amplifying the voltage signal from a microphone, which ranges 
from about 50 mV peak-to-peak to 250 mV peak-to-peak, to a level 
that is acceptable to the input port of an AID converter (8 to 10 
V peak-to-peak). The easiest and most effective way to do this 
is to use an operational amplifier with a single resistive 
feedback loop as shown in Figure Bl. The circuit in Figure Bl is 
a non-inverting, high input impedance, low output impedance 
am pl if ier that uses voltage series feedback. 
amplifier is 
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The gain of this 
Figure Bl. 
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vino----~ 
V out 
Voltage amplifier consisting of an op amp and a 
single feedback loop. 
A 
v 
R 
1 + _f 
R. 
l 
(Bl) 
The voltage amplifier for the signal conditioner consists of a 
two-stage operational amplifier, with each stage similar to the 
circuit in Figure Bl. The first stage acts as a fixed gain 
preamplifier, with a gain of 5 (14 dB}. This stage amplifies the 
input microphone signal to around 1 V peak-to-peak; this signal 
can then be am pl if ied to ·the required range of 8 to 10 V 
peak-to-peak by the second stage with only a modest gain. This 
is advantageous since it cuts down on the d.c. offset voltage of 
the second stage. The gain of the second stage is variable and 
can range from approximately unity to 10 ( 10 dB}. This means 
that the overall gain of the two-stage amplifier can range from 
5 (14 dB} to 50 (24 dB}. Gain adjust in the second stage is 
accomplished via a 10 K~ trimpot in the resistive feedback loop. 
The operational amplifier used in each stage of the voltage 
amplifier is the Texas Instruments TL08X JFET op amp. This op 
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amp features a large maximum output voltage swing (10 V or 20 y 
peak-to-peak, to 13.5 V _or 26 V peak-to-peak, depending on load 
impedance, with the supply voltage set to ± 15 V), a very high 
input resistance (1012 ~ ), high common mode rejection ratio 
(almost 86 dB), low input noise voltage, low total harmonic 
distortion (less than 0.004% from d.c. to 10 KHz), and a fairly 
wide operating bandwidth (d.c. to approximately 300 KHz, with ±10 
V supply voltages and a load impedance of 10 K\2). The op amp is 
available in a quad 14 pin IC DIP (the TL084) , which contains 
four am pl if iers on one chip; this is the IC chip used for the 
two-stage voltage amplifier (Texas Instruments, Inc. 1980). 
The implementation and testing procedures for the voltage 
amplifier for one channel are as follows. For the first stage, 
equation (Bl) was used to calculate the value of the feedback 
resistor Rf required to yield a voltage gain of 5, with Ri 
Kr?.. 
A 
v 
5 
Rf 
.lkn=5-1=4 
4 kn 
= 1 
The single stage amplifier was then implemented using a 3. 9 K 
resistor for Rf (the closest standard resistor value to 4 K~). A 
1 KHz, 200 mV peak-to-peak sinusoidal signal was input into the 
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amplifier and the output was monitored on an oscilloscope. The 
output signal level was 1 V peak-to-peak, and the voltage gain of 
the amplifier was 
A 
v 
1 V peak-t0-peak 
0.2 V peak-tb-peak 5 
which was the desired value. The second stage of the amplifier 
was implemented with a 10 K Q trimpot and a 100 Q resistor 
inserted into the feedback loop. The output signal from the 
first stage was connected to the input of the second stage, and 
the output from the second stage was monitored on an 
oscilloscope. The 10 K Q trimpot was set to maximum (roughly 9 
KQ) ; the output peak-to-peak signal level was recorded and the 
overall voltage gain was calculated from 
A 
v,overall 
output peak-to-peak voltage 
0.2 v 
Various resistors were substituted for the 100 Q 
( B2) 
resistor 
and the output signal amplitude was measured for each of these 
resistances. The 10 K Q trimpot was varied from minimum to 
maximum resistance and the change in output level was observed. 
It was found that using the 100 Q resistor in the feedback loop 
resulted in the widest output level dynamic range, with an 
adequate level of maximum amplification. The voltage gain at 
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maximum am pl if ication, from equation ( B2), was 50. The entire 
two-stage amplifier is shown in Figure B2 . 
Figure B2. 
.. av 
-av 
3.9k.Cl 
l kfi lkC 
+av 
00 .0. 
>-------a V OU t 
(gain 
control) 
Two-stage voltage amplifier for signal conditioner. 
D.C. bias offset circuit is not shown. 
To eliminate the d .c. off set in the first stage of the 
amplifier, a voltage divider circuit was connected to the 
inverting input of the op amp. 
Figure B3. 
- a v 
This circuit is shown below in 
To inverting input of 
first stage op amp 
Figure B3. Voltage divider d.c. offset circuit for first stage 
amplifier. 
R1 and R2 were adjusted until the d.c. off set at the output 
signal was zeroed out. The final values of R1 and R2 were lOOK~ 
and 51 ~' respectively. The d.c. offset circuit reduced the gain 
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of the first stage of the am pl if ier; this loss of gain was 
corrected by putting a 6.2 KS1 resistor in place of the 3.9KS1 
resistor in the first stage feedback loop. 
A circuit identical to Figure B2 with a d.c. offset circuit 
similar to Figure B3 was built and tested for the other channel. 
The d.c. offset resistors R1 and R2 for this circuit were 100KS1 
and 100 st, respectively. This voltage am pl if ier and the one 
mentioned previously were wired on separate TL084 op amp I~s; the 
bottom pair of op amps on each TL084 chip were used. The op amps 
were wired in this fashion to reduce the interference and 
crosstalk between the input and output signals of the two 
circuits. Figure B4 shows the voltage amplifiers for both 
channels of the signal conditioner, including d.c. offset 
circuits. 
Switched ·Capacitor Filter 
The switched capacitor filter for the signal conditioner had 
to bandlimit the amplified output from the voltage amplifier to 
one of five cutoff frequencies: 1.25 KHz, 2.5 KHz, 5 KHz, 6 KHz 
and 10 KHz. The design of this filter involved two main 
objectives: (1) choosing a switched capacitor filter best suited 
for the design requirements and ( 2) coming up with a way of 
generating the required clock signals that would tune the 
switched capacitor filter to the desired cutoff frequencies. The 
four possible candidates for the switched capacitor filter were 
v i)\ , 
left 
channel 
v in.• 
right 
channel 
6. 2k .n 
1 k!1. 
51 .n 
6 .2k.C1. 
ioo.n. 
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.>----------<> r ~'t~ . 
channel 
r----J~r----~~/\,--~ =r=1soopF 
1k0 (left channel 
gain control) 
>-----+--ov.ou-t' r 1911~ 
channel 
lOk 0 r--~VV"v------'u:ici'V----' I 15 0 0 p P' 
(right channel 
gain control) 
Figure B4. Left and right channel voltage amplifiers. 
the Motorola Ml45414, the Motorola Ml45415, the EG&G Reticon 
R5609 and the EG&G Reticon R5613 switched capacitor lowpass 
filters. Extensive research indicated that these were the only 
commercially available switched capacitor lowpass filters. 
Chapter III gives some information on these filters; Table 2 
gives more concise information. 
Looking at Table 2 , it is obvious that the EG&G Reticon 
filters would work better than the Motorola filters for 
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relatively large signals ( 10-16 V peak-to-peak), due to their 
expanded supply voltage range. Also, their extended cutoff 
frequency selection range makes these filters more suited to 
applications where wide signal bandwidth selectivity is required. 
Even though the cutoff frequency selection range of the Motorola 
filters is the same as the desired cutoff frequency range of the 
signal conditioner, it would be more advantageous to use the EG&G 
Reticon filters in the signal conditioner, at least from this 
standpoint. From Table 2, it is seen that the Motorola MC145414 
has an odd clock to cutoff frequency ratio; this means that the 
clock that drives the filter would have to be an unusual and not 
easily implementable design. The MC145415 has a clock to cutoff 
frequency ratio that lends itself more easily to simple and 
efficient clock design, but its clock signal input is CMOS 
compatible only. It would be better to use a TTL type clock 
driver than a CMOS clock · driver, because of the inherent 
difficulties of system design and implementation with CMOS 
circuits. From the above observations, it is apparent that the 
EG&G Reticon switched capacitor filters would be better suited 
for use in the signal conditioner. The choice of which EG&G 
Reticon filter to use depends on the type of filtering desired 
for the bandlimi ted speech signal. Figures BS and B6 show the 
magnitude and time delay response, respectively, of the EG&G 
Reticon R5609 and R5613 filters. 
FILTER TYPE 
Motorola Fifth-order 
MC145414 Elliptic 
Lowpass 
Motorola Fifth-order 
MC145415 Linear phase 
Lowpass 
EG&G Reticon Seventh-order 
R5609 Elliptic 
Lowpass 
EG&G Reticon Linear phase 
R5613 Lowpass 
TABLE 2 
SWITCHED CAPACITOR FILTER CHARACTERISTICS 
MAXIMUM/ 
MINIMUM 
SUPPLY 
VOLTAGE 
8 v 
8 v 
10 v 
10 v 
CLOCK 
SIGNAL 
INPUT 
CMOS or 
TTL 
CMOS 
CMOS or 
TTL 
CMOS or 
TTL 
STOP BAND 
ROLLO FF 
(TYPICAL) 
120 dB 
per octave 
45 dB 
per octave 
120 dB 
per octave 
20 dB 
per octave 
to 120 dB 
per octave 
' 
CUTOFF 
FREQUENCY 
SELECT 
RANGE 
1. 25 KHz 
to 10 KHz 
1.25 KHz 
to 10 KHz 
50 Hz to 
20 KHz 
50 Hz to 
20 KHz 
CLOCK TO 
CUTOFF 
FREQUENCY 
RATIO 
35. 56 
64 
100 
128 
FEATURES 
Two filters are 
included (18 dB 
and unity gain); 
\0 
extra uncommitted 0 
op amp provided 
Same as the 
MC145414 
Very easy to 
apply; does not 
need external 
circuitry to set 
the electrical 
parameters 
Same as the 
R5609 
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0 ---------===--
Attenuation 
in dB 30 
Figure BS. 
60 
0.5 2.0 
1.0 
R5609 
s.o 
Magnitude responses of EG&G Reticon R5609 and R5613 
switched capacitor lowpass filters (EG&G Reticon 
1982). 
J. 
Group delay 
in sec 
Figure B6. 
1. ~R5609 
Group delay responses of EG&G Reticon RS609 and 
R5613 switched capacitor lowpass filters (EG&G 
Reticon 1982) • 
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From figures BS and B6, it is seen that the R5609 filter has 
a better magnitude response than the R5613; the time delay 
response of the R5609, though, is much worse. From d.c. to 
roughly half the cutoff frequency, the time delay of the R5609 
does not vary that much. From this point onward, however, the 
time delay becomes highly nonlinear. This means that signals 
that are passed through the R5609 that have frequencies less than 
half the cutoff frequency will experience little phase 
distortion, whereas signals whose frequencies are greater than 
half the cutoff frequency will contain significant phase 
distortion, especially if the signal frequencies are near the 
cutoff frequency. Phase distortion in a speech signal will cause 
problems in the digital processing of the signal, if the speech 
processor has an AID conversion system. The phase distortion of 
the signal can be eliminated by using the R5613 filter; however, 
the more gradual rolloff of . the R5613 may cause some unwanted 
high frequency components of the signal to pass through. The 
phase distortion of the R5609 filter, though, is too excessive 
for speech signal filtering; this means the R5613 filter is the 
only logical choice for the signal conditioner switched capacitor 
lowpass filter. 
With the· R5613 switched capacitor filter chosen as the signal 
conditioner variable cutoff frequency lowpass filter, the clock 
that drives this filter had to be designed. The specified filter 
cutoff frequencies were 1.25 KHz, 2.5 KHz, 5 KHz, 6 KHz and 10 
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KHz. Since the required filter clock frequency for the R5613 is 
128 times the cutoff frequency, the clock frequencies needed were 
160 KHz, 320 KHz, 640 KHz, 768 KHz and 1. 28 MHz. These clock 
signals could be generated in a variety of ways. The method 
chosen was to use a stable 12.2 MHz crystal clock oscillator (the 
Motorola KllOOAM clock oscillator) in conjunction with a decade 
counter and two binary counters. The decade and binary counters 
used were the Texas Instruments SN74LS190 and SN74LS191 counters, 
respectively. The '190 counter has four output ports that count 
up or down in binary coded decimal; that is, they count in the 
sequence ••. , 0000, 0001, 0010, .•• , 1000, 1001, 0000, 0001, ••• , 
forward or backward, with each count taking place on a positive 
transition of an input clock signal. To initiate the count, four 
data ports are set to the desired starting value, and a load 
signal is sent to a LOAD pin. The output counting ports are all 
synchronously timed to the clock signal. The '191 counter is 
similar to the '190; the ' 191 counts in hexadecimal instead of 
BCD( ••. , 0000, 0001, •.• , 1110, 1111, 0000, 0001, ••• ). Figure 
B7 shows the timing diagrams for the '190 and '191 counters. 
Here, A, B, C and D are the data ports and are set to a starting 
value of 0000; QA, QB, QC and Q0 are the output count ports. 
For simplicity, only the data ports and output count ports are 
shown. 
From Figure B7, it is seen that QC on the '190 (pin 6) 
yields f /10, where f is the clock frequency. QA on the '190 or 
c c 
0 
0 
0. 
0 
A 
B 
c 
D 
0 A 
CLK 
QA 
QB 
'191 
QC 
OD 
QA 
0 B '190QB 
0 c QC 
0 0 0 
0 0 0 0 
00000000 
0 I 
0 0 . 0 0 
0 0 0 0 
0 D Oo 0 0 0 0 0 0 0 0 
0 0 0 0 
0 0 0 
0 0 0 0 0 / 1 
I I 0 0 0 0 0 0 
Figure B7. Timing diagrams for the SN74LS190 and SN74LS191 synchronized counters. 
'° .s;:-.. 
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the '191 (pin 3) both yield fc/2; QB on the '191 (pin 2) gives 
f /4. 
c 
Finally, QC on the '191 (pin 6) gives fc/8, and q0 on the 
'191 (pin 7) yields f /16. The reference clock frequency of 12.2 
c 
MHz can be factored as follows. 
12.2 MHz/10 = 1.22 MHz ( B3) 
12.2 MHz/16 = 763 KHz ( B4) 
12.2 MHz/10/2 = 610 KHz (BS) 
12.2 MHz/10/4 = 305 KHz ( B6) 
12.2 MHz/10/8 = 153 KHz ( B7) 
These clock signals are very close to the desired switched 
capacitor filter clock signals. Using equations { B3) through 
(B7), along with Figure B7, a circuit that generates these clock 
signals can be derived. This circuit, shown in Figure B8, was 
the one used for the R5613 switched capacitor filter. 
Linear Phase Filter 
The output linear phase noise filter is primarily designed to 
filter out the stray clock signals emanating from the switched 
capacitor filter clock driver that ripple through the filter to 
the output. The filter is a fifth-order linear phase Sallen and 
Key circuit and is shown in Appendix A, Figure Al4; it was 
designed using a "cookbook" procedure. First, it was determined 
that the filter have a cutoff (3 dB) frequency of 25 KHz, with 40 
~ 
+SV 
Motorola 
KllOOAM 
12.2 MHz 
'190 
B 
1 2 3 4 5 
QC 
6 7 a 
12.2 MHz 
clock signal 
out 
A 
B OaOA 
l 2 3 
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'191 
4 5 
'191 
Oc 8 
6 7 1 2 3 5 
l. 22 MHz 
153 KHz 
Figure BB. 
+av 
5.1 kll. 
Input 
10 µ F l µ F 
6 7 6 5 
R5613 
1 2 3 4 
To output 
l jJ.F linear phase I+ noise filter, left or right 
-=- channel 
-av 
Circuit for generating 153 KHz, 305 KHz, 610 KHz, 
763 KHz and 1.22 MHz clock signals. 
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dB of attenuation at 100 KHz. This would insure adequate 
attenuation of the stray clock signals. Then, a lowpass 
steepness factor was calculated. 
A 40 dB attenuation f.reguency 
s 3 dB attenuation frequency 
100 KHz 4 25 KHz 
Using the Bessel filter stopband attenuation plot shown in Figure 
B9, the order of the filter required to achieve this attenuation 
was determined. From the plot, a fifth-order ( n = 5) filter 
could meet the requirements. The actual filter circuit consisted 
of a third-order Bessel Sall en and Key filter cascaded with a 
second-order Bessel Sallen and Key filter. These filters are 
shown in figures AS and A4, respectively, in Appendix A. The 
normalized capacitor values for these filters were found from a 
table of Bessel active lowpass filter element values displayed in 
Table 3. 
The normalized fifth-order filter values, therefore, were 
c
1
• = 1.0lF 
c I 0.8712F 
2 
c I = 0.3095F 
3 
c I = 1.041F 4 
c5 • = 0.31F 
R = 1 
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TABLE 3 
NORMALIZED BESSEL FILTER ELEMENT VALUES 
FILTER ORDER 
cl c2 N c3 
2 0.9066 0.68 
3 1.423 0.988 2.538 
4 0.7351 0.6746 
1.012 0.39 
5 1.01 0.8712 o. 3095 
1.041 0.31 
6 0.6352 0.61 
0.7225 0.4835 
1.073 0.2561 
7 0.8532 0.7792 0. 3027 
0.725 0.4151 
1.1 0.2164 
8 0.5673 0.554 
0.609 0.4861 
0.7257 0.359 
1.116 0.1857 
SOURCE: Williams ( 1981) 
120 
Stopband 
attenuation, 8 0 
dB 
6 0 
99 
' I 
Desired ~4 0 
attenuation 
Figure B9. 
20 
2 3 4 s 6 8 10 
Stopband attenuation versus normalized frequency 
for various orders of Bessel filters (Williams 
1981). 
Setting R = 1 K s-2, the denormalized capacitor values were 
calculated using equation (A9) in Appendix A. 
1.01 
0.8712 
-9 6.43 x 10 F 
5.55 nF 
6.43 nF 
100 
0.3095 1. 97 nF 
1.041 6.63 nF 
0.31 1.97 nF 
The filter was constructed and tested using two TL084 op amps and 
standard capacitor values that were closest to the values 
calculated above. An identical filter was built for the other 
channel and both filters were connected to the outputs of the 
left and right voltage amplifiers. The voltage amplifier and 
linear phase filter were tested with a 0.2 V peak-to-peak input 
signal; it was found that the filters had almost no effect on the 
amplified left and right signal levels. The circuit diagram for 
the filter (left or right channel) is shown in Figure BlO. 
6 8 00 pf' 
V in --/\N"--..-...J\/\f'-_._,'VV'-.-11 
( fro111 left 
or right 
SCf' output) Il800pF 
>-----O v 0 u t 
Figure BlO. Linear phase output noise filter. 
Figure Bll. 
V. in 
From voltage 
101 
+ 12 v 
10 µ. F 
10 µ F 
+ 
Audio amplifier circuit for signal conditioner, 
left or right channel (National Semiconductor Corp. 
1980). 
18 17 16 15 14 13 12 11 10 
LM3915 LM3915 
amp output, --~~~~--J 
left channel 
From voltage 
amp output, 
right channel 
Figure B12. 
1217 0 
lOk 0 
Signal level display circuit for signal 
conditioner, left and right channels (National 
Semiconductor Corp. 1980). 
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Audio Amplifier and Signal Level Display 
The audio amplifier and signal level display circuits were 
essentially implementations of the application circuits given in 
the manufacturers' device data sheets. The circuits are shown in 
figures Bll and Bl2. 
Since the audio amplifier had a maximum input signal voltage 
swing of ±0.4 V (0.8 V peak-to-peak), the signal from the voltage 
amplifier had to be attenuated before it could be sent to the 
audio am pl if ier. This was accomplished by connecting a voltage 
divider to the audio amplifier input, as shown in Figure B13. 
This circuit has an attenuation factor of 0.02913 ( 30. 7 dB); 
thus, a voltage signal with an amplitude of 10 V peak-to-peak 
input at node A will be reduced to 0.29 V peak-to-peak at node B. 
This is well within the operating range of the audio amplifier. 
One advantage of this circuit is that it has a load impedance of 
300 ~ at node B looking backward towards node A. This is very 
close to the load impedance of a microphone; therefore, it makes 
the circuit very well suited for use with an audio amplifier, 
since audio amplifier inputs are usually matched 
microphone-type loads. 
A e To audio 
From voltage --~~~vv~~~~~~~~-o amplifier 
amp output 10 k 0 input 
330'2 
Figure B13. Signal attenuator circuit for audio amplifier. 
to 
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The signal display circuit shown in Figure B12 was basically 
a straight implementation of the circuit schematic in the 
National Semiconductor linear circuits data book, with a few 
exceptions. First, only eight LEDs were used, instead of ten. 
Second, a 1217 ~ resistor and 10 Kn trimpot were used for the 
input level reference resistors, instead of the 1.24 K~ and 8.06 
K~ resistors shown in the data sheet schematic. Third, it was 
not necessary to tie pins 6 and 7 of the left channel LM3915 to 
the reference voltage on the high side of the 1217~ resistor. 
Power Supply 
The last major component of the signal conditioner that had 
to be designed was the power supply. To begin, the supply 
voltages required by the various ICs had to be determined. A 
supply of +5 V (digital logic "high") was needed for the clock 
circuit components. For the analog signal conditioning circuits 
(the voltage amplifier, switched capacitor filter and output 
linear phase noise filter), a +8 V supply and a -8 V supply were 
used. This supply range was chosen because it was comfortably 
within the switched capacitor filter supply range (_±_10 V). For 
the audio amplifiers and LED display drivers, a +12 V supply was 
needed; finally, a +5 V supply was needed for the 16 LEDs. The 
four supp~y voltages that were required, then, were +5 V, +8 V, 
+12 V and -8 V. The load currents for these supplies were 
calculated as follows. 
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Load current for +5 V supply = supply current for 
KllOOA clock oscillator + 3 supply 
current for counters + 16 LED current 
Load current for +8 V supply = 8 supply current 
for TL084 op amp + 2 supply current 
for switched capacitor filter 
Load current for +12 V supply = 2X supply current 
for LM3915 display driver + 2X supply 
current for LM388N-2 audio amplifier 
Load current for -8 V supply = load current for 
+10 V supply 
The load currents for the ICs were obtained from the data sheets 
for the devices; the LED current was calculated using the 
following equation. 
LE·D Current 
~ 10(1~25); Rl is the program resistor = 
1 for the LM3915 LED display driver 
LED eurrent = (10) (1. 25) 10.3 mA 1217 
So the load currents for the four supplies were: 
Load current for +5 V supply 60 mA+(3)(35 mA)+(16)(10.3 mA) 
= 0.2698 A 
Load current for +8 V supply = load current for -lOV supply 
= (8)(2.8 mA) + (2)(16 mA) 
= 0.0544 A 
Load current for +12 V supply= (2)(9.2 mA) + (2)(250 mA) 
= 0.5184 A 
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The four power supplies would each be like that shown below in 
Figure B14. 
Figure B14. 
The voltage 
Positive 
or 
negative 
rectifier 
Filter 
Capacitor 
,___ _________ _, Voltage 
Regulator 
" 
v c {t) 
~
v 
out 
Block diagram of signal conditioner power supply. 
RL is the load resistance seen by the filter 
capacitor. 
regulators that were chosen were the 7805 5 v 
positive regulator for the +5 v supply, the 7812 12 v positive 
regulator for the +12 v supply, the 7808 positive adjustable 
regulator for the +8 v supply and the 7908 negative adjustable 
regulator for the 
-8 v supply. All of these regulators had good 
output voltage regulation and high output current capability (up 
to 1. 5 A). 
The power supply filter capacitors had to be designed next. 
First, a formula for the filter capacitance in terms of the 
supply voltage, supp~y current, minimum rectified voltage swing 
and transformer voltage had to be derived (see Figure B15). 
Figure Bl5. 
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filter capacitor discharge 
\ 
\ 
I 
I 
I 
•I t T 
Rectified output voltage at filter capacitor. v
1 is the transformer voltage; v2 is the minimum 
voltage swing. 
From Figure Bl5, 
T = time for capacitor to discharge from v1 &2 to v2 
3 1 1 . -1( 2V2 ) (4)(60) + (27T) (60) sin V i/2 
0.0125 + -1( 'lN2 ) 0.002653 sin V 1/2 
./? -T/RLC regulator voltage 
v2 ~ v1 2 e , regulator load current 
Combining these equations yields 
c 
-1( 2V2 ) 
0.0125 + 0.002653 sin \ Vi/2 
v 
0 
= I 
0 
( B8) 
With the regulator supply voltages and load currents given 
previously, the four filter capacitor values required are, from 
equation ( B8) : 
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C = 2510.31 µF for +5 V supply 
C = 316.35 µF for +8 V, -8 V supplies 
C = 2009.74 µF for +12 V supply 
Here, v1 is the transformer voltage rating (25.52 V) and v2 is 75 
percent of the peak voltage v1/2/2 (13 V). 
Finally, the bridge rectifier, transformer and fuse current 
ratings for the entire power supply circuit were determined by 
summing the load currents of the individual voltage supplies, and 
picking the next highest standard current rating. 
Total load current = load current for +5 V supply 
+ 2 load current for +10 V supply 
+ load current for +12 V supply 
= 0.2698 A+ (2)(0.0544 A) + 0.5184 A 
= 0.897 A 
Current rating for rectifier, transformer and fuse > 1.0 A 
The power supply is shown in Figure B16. The filter capacitor 
values used were standard values that were closest to the 
calculated values. 
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IN4001 
4 7 0 µ.f 
4 10 µ. r 
1N4001 
2200,. r 
2200 /AF 
Figure B16. Signal conditioner quad power supply. 
APPENDIX C 
PHYSICAL SYSTEM DESCRIPTION 
This appendix contains a diagram and a photograph of the 
signal conditioner, along with a schematic diagram. The diagram 
is shown below in Figure Cl; the photograph is shown in Figure 
C2. The circuit schematic is shown in Figure C3. 
LSD ai9nal level display 
J1.i9ht channel 
Microphone input jack 
0 0 0 0 0 
0 0 0 0 0 
0 0 0 0 0 
0 0 0 0 0 
I 
I 
Figure Cl. (a) Front view of signal conditioner, (b) Back view 
and (c) Side view. 
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Figure C2. Photograph of signal conditioner. 
1'2.17 A 
Figure C3. Schematic diagram of signal conditioner . 
tll.V 
SI().{\. 
----oTOA/O 
~-----dF=ROM DIA 
••----0° TO AID 
..--"--------FROM DIA 
APPENDIX D 
OPERATIONAL SYSTEM DESCRIPTION 
The signal conditioner is easy to operate. To process a 
microphone speech signal, the MODE rocker switch is set to INPUT, 
and the microphone is connected to the SIGNAL IN jack. The TO 
AID output jack on the back panel is connected to the AID input 
port on the digital speech processor. Speech signal gain and 
bandwidth are adjusted via the GAIN and SIGNAL BANDWIDTH control 
knobs. The speech signal can be monitored on an oscilloscope 
and/or heard through a loudspeaker by connecting these devices to 
the SCOPE OUT and SPKR OUT jacks. 
To monitor a speech signal from the digital speech 
processor, the DIA output port on the speech processor is 
connected to the FROM DIA jack on the back panel of the signal 
conditioner. The MODE switch is set to OUTPUT; the signal can 
now be examined with an oscilloscope or heard through a 
loudspeaker by connecting these devices to the appropriate output 
jacks on the front panel. The above procedures can be done on 
either channel, or both channels, since the left and right 
channels are independent, except for the signal bandwidth 
control, which is common to both channels. 
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